diff --git a/.allspice/.gitignore/.gitignore.altium b/.allspice/.gitignore/.gitignore.altium
new file mode 100644
index 0000000..f4b44ec
--- /dev/null
+++ b/.allspice/.gitignore/.gitignore.altium
@@ -0,0 +1,22 @@
+# ---> AltiumDesigner
+# For PCBs designed using Altium Designer
+# Website: https://www.altium.com/altium-designer/
+
+# Directories containing cache data
+History
+__Previews
+
+# Directories containing logs and generated outputs
+Project\ Logs*
+Project\ Outputs*
+
+# Misc files generated by altium
+debug.log
+Status\ Report.txt
+*.PcbDoc.htm
+*.SchDocPreview
+*.PcbDocPreview
+
+# Lock files sometimes left behind
+.~lock.*
+
diff --git a/.allspice/.gitignore/.gitignore.eagle b/.allspice/.gitignore/.gitignore.eagle
new file mode 100644
index 0000000..0b8c959
--- /dev/null
+++ b/.allspice/.gitignore/.gitignore.eagle
@@ -0,0 +1,53 @@
+# ---> Eagle
+# Ignore list for Eagle, a PCB layout tool
+
+# Backup files
+*.s#?
+*.b#?
+*.l#?
+*.b$?
+*.s$?
+*.l$?
+
+# Eagle project file
+# It contains a serial number and references to the file structure
+# on your computer.
+# comment the following line if you want to have your project file included.
+eagle.epf
+
+# Autorouter files
+*.pro
+*.job
+
+# CAM files
+*.$$$
+*.cmp
+*.ly2
+*.l15
+*.sol
+*.plc
+*.stc
+*.sts
+*.crc
+*.crs
+
+*.dri
+*.drl
+*.gpi
+*.pls
+*.ger
+*.xln
+
+*.drd
+*.drd.*
+
+*.s#*
+*.b#*
+
+*.info
+
+*.eps
+
+# file locks introduced since 7.x
+*.lck
+
diff --git a/.allspice/.gitignore/.gitignore.kicad b/.allspice/.gitignore/.gitignore.kicad
new file mode 100644
index 0000000..be911e9
--- /dev/null
+++ b/.allspice/.gitignore/.gitignore.kicad
@@ -0,0 +1,31 @@
+# ---> KiCad
+# For PCBs designed using KiCad: https://www.kicad.org/
+# Format documentation: https://kicad.org/help/file-formats/
+
+# Temporary files
+*.000
+*.bak
+*.bck
+*.kicad_pcb-bak
+*.kicad_sch-bak
+*-backups
+*.kicad_prl
+*.sch-bak
+*~
+_autosave-*
+*.tmp
+*-save.pro
+*-save.kicad_pcb
+fp-info-cache
+
+# Netlist files (exported from Eeschema)
+*.net
+
+# Autorouter files (exported from Pcbnew)
+*.dsn
+*.ses
+
+# Exported BOM files
+*.xml
+*.csv
+
diff --git a/.allspice/.gitignore/.gitignore.orcad b/.allspice/.gitignore/.gitignore.orcad
new file mode 100644
index 0000000..dcee219
--- /dev/null
+++ b/.allspice/.gitignore/.gitignore.orcad
@@ -0,0 +1,36 @@
+# ---> OrCAD
+# .gitignore for Cadence OrCAD projects
+# Website: https://www.orcad.com/
+
+### OrCAD ###
+## Schematic
+# schematic design lock file
+*.DSNlck
+# design backup archive
+*.DBK
+
+## PCB
+# pcb design lock file
+*.brd.lck
+# generated autorouter metadata
+*.did
+# local backup file
+AUTOSAVE.brd
+*.SAV
+last_import_time.txt
+# generated journal files
+*.jrl
+# generated error log file
+*.dmp
+
+## General
+*.log
+# generated metadata file
+*_convert.txt
+# project lock file
+*.OLBlck
+# ultralibrarian generated documentation
+ImportGuide.html
+# generated orcad file, including which file was last opened
+master.tag
+
diff --git a/.gitea/issue_template/bug_report.yml b/.allspice/issue_template/bug_report.yml
similarity index 100%
rename from .gitea/issue_template/bug_report.yml
rename to .allspice/issue_template/bug_report.yml
diff --git a/.gitea/issue_template/new_component_request.yml b/.allspice/issue_template/new_component_request.yml
similarity index 100%
rename from .gitea/issue_template/new_component_request.yml
rename to .allspice/issue_template/new_component_request.yml
diff --git a/.gitea/pull_request_template.md b/.allspice/pull_request_template.md
similarity index 100%
rename from .gitea/pull_request_template.md
rename to .allspice/pull_request_template.md
diff --git a/.gitattributes b/.gitattributes
new file mode 100644
index 0000000..bc9b1e8
--- /dev/null
+++ b/.gitattributes
@@ -0,0 +1,5 @@
+*.[oO][uU][tT][jJ][oO][bB] binary linguist-detectable
+*.[pP][cC][bB][dD][oO][cC] diff=allspice linguist-detectable
+*.[pP][rR][jJ][pP][cC][bB] binary linguist-generated
+*.[sS][cC][hH][dD][oO][cC] diff=allspice linguist-detectable
+*.cmp diff=allspice linguist-detectable
diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..f4b44ec
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,22 @@
+# ---> AltiumDesigner
+# For PCBs designed using Altium Designer
+# Website: https://www.altium.com/altium-designer/
+
+# Directories containing cache data
+History
+__Previews
+
+# Directories containing logs and generated outputs
+Project\ Logs*
+Project\ Outputs*
+
+# Misc files generated by altium
+debug.log
+Status\ Report.txt
+*.PcbDoc.htm
+*.SchDocPreview
+*.PcbDocPreview
+
+# Lock files sometimes left behind
+.~lock.*
+
diff --git a/images/new_repo.png b/images/new_repo.png
new file mode 100644
index 0000000..6b5cfbf
Binary files /dev/null and b/images/new_repo.png differ
diff --git a/readme.md b/readme.md
new file mode 100644
index 0000000..504b454
--- /dev/null
+++ b/readme.md
@@ -0,0 +1,11 @@
+![new repo](./images/new_repo.png)
+
+# Welcome
+
+Welcome to your new repo. This is your readme.md file.
+
+
+## You can edit this file and add information and specifications about your project
+
+ - [ ]  1 pA accuracy
+ - [ ]  weight < 2.5 kg