245 lines
9.9 KiB
CSS
245 lines
9.9 KiB
CSS
P "CDS_LMAN_SYM_OUTLINE" "-750,1550,750,-1400" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
|
|
L 750 1550 -750 1550 -1 0
|
|
L -750 1550 -750 -1400 -1 0
|
|
L -750 -1400 750 -1400 -1 0
|
|
L 750 -1400 750 1550 -1 0
|
|
T 0 1475 0 0 74 0 0 1 0 7 0
|
|
5CSXFC6
|
|
T 0 -1350 0 0 93 0 0 1 0 3 0
|
|
5/7
|
|
P "PART_NUMBER" "?" -750 -1450 0 0 47 0 0 0 0 0 1 0 0
|
|
P "PATH" "?" 0 1600 0 0 47 0 0 0 0 0 0 0 0
|
|
P "MATERIAL" "?" -750 1600 0 0 47 0 0 0 0 0 1 0 0
|
|
P "$LOCATION" "?" -750 1650 0 0 47 0 0 0 0 0 1 0 0
|
|
P "PACK_TYPE" "?" -750 1700 0 0 47 0 0 0 0 0 0 0 0
|
|
L -800 -250 -750 -250 -1 0
|
|
C -800 -250 "CAN0_RX" -825 -250 0 1 47 0 R
|
|
X "PIN_TEXT" "CAN0_RX" -740 -250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -350 -750 -350 -1 0
|
|
C -800 -350 "CAN0_TX_CLKSEL0" -825 -350 0 1 47 0 R
|
|
X "PIN_TEXT" "CAN0_TX_CLKSEL0" -740 -350 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 950 -750 950 -1 0
|
|
C -800 950 "HPS_CLK1" -825 950 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_CLK1" -740 950 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 900 -750 900 -1 0
|
|
C -800 900 "HPS_CLK2" -825 900 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_CLK2" -740 900 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1400 -750 1400 -1 0
|
|
C -800 1400 "HPS_NPOR" -825 1400 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_NPOR" -740 1400 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1450 -750 1450 -1 0
|
|
C -800 1450 "HPS_NRST" -825 1450 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_NRST" -740 1450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1050 -750 1050 -1 0
|
|
C -800 1050 "HPS_PORSEL" -825 1050 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_PORSEL" -740 1050 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1200 -750 1200 -1 0
|
|
C -800 1200 "HPS_TCK" -825 1200 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_TCK" -740 1200 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1100 -750 1100 -1 0
|
|
C -800 1100 "HPS_TDI" -825 1100 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_TDI" -740 1100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1300 -750 1300 -1 0
|
|
C -800 1300 "HPS_TDO" -825 1300 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_TDO" -740 1300 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1250 -750 1250 -1 0
|
|
C -800 1250 "HPS_TMS" -825 1250 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_TMS" -740 1250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1150 -750 1150 -1 0
|
|
C -800 1150 "HPS_TRST" -825 1150 0 1 47 0 R
|
|
X "PIN_TEXT" "HPS_TRST" -740 1150 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -150 -750 -150 -1 0
|
|
C -800 -150 "I2C0_SCL" -825 -150 0 1 47 0 R
|
|
X "PIN_TEXT" "I2C0_SCL" -740 -150 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -100 -750 -100 -1 0
|
|
C -800 -100 "I2C0_SDA" -825 -100 0 1 47 0 R
|
|
X "PIN_TEXT" "I2C0_SDA" -740 -100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -450 -750 -450 -1 0
|
|
C -800 -450 "NAND_ALE" -825 -450 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_ALE" -740 -450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -500 -750 -500 -1 0
|
|
C -800 -500 "NAND_CE" -825 -500 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_CE" -740 -500 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -550 -750 -550 -1 0
|
|
C -800 -550 "NAND_CLE" -825 -550 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_CLE" -740 -550 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -750 -750 -750 -1 0
|
|
C -800 -750 "NAND_DQ0" -825 -750 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ0" -740 -750 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -800 -750 -800 -1 0
|
|
C -800 -800 "NAND_DQ1" -825 -800 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ1" -740 -800 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -850 -750 -850 -1 0
|
|
C -800 -850 "NAND_DQ2" -825 -850 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ2" -740 -850 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -900 -750 -900 -1 0
|
|
C -800 -900 "NAND_DQ3" -825 -900 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ3" -740 -900 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -950 -750 -950 -1 0
|
|
C -800 -950 "NAND_DQ4" -825 -950 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ4" -740 -950 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1000 -750 -1000 -1 0
|
|
C -800 -1000 "NAND_DQ5" -825 -1000 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ5" -740 -1000 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1050 -750 -1050 -1 0
|
|
C -800 -1050 "NAND_DQ6" -825 -1050 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ6" -740 -1050 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1100 -750 -1100 -1 0
|
|
C -800 -1100 "NAND_DQ7" -825 -1100 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_DQ7" -740 -1100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -650 -750 -650 -1 0
|
|
C -800 -650 "NAND_RB" -825 -650 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_RB" -740 -650 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -600 -750 -600 -1 0
|
|
C -800 -600 "NAND_RE" -825 -600 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_RE" -740 -600 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1250 -750 -1250 -1 0
|
|
C -800 -1250 "NAND_WE_BOOTSEL2" -825 -1250 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_WE_BOOTSEL2" -740 -1250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1200 -750 -1200 -1 0
|
|
C -800 -1200 "NAND_WP" -825 -1200 0 1 47 0 R
|
|
X "PIN_TEXT" "NAND_WP" -740 -1200 0 0 47 0 0 0 0 0 1 0 0
|
|
L 800 -1200 750 -1200 -1 0
|
|
C 800 -1200 "QSPI_CLK" 825 -1200 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_CLK" 740 -1200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -950 750 -950 -1 0
|
|
C 800 -950 "QSPI_IO0" 825 -950 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_IO0" 740 -950 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1000 750 -1000 -1 0
|
|
C 800 -1000 "QSPI_IO1" 825 -1000 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_IO1" 740 -1000 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1050 750 -1050 -1 0
|
|
C 800 -1050 "QSPI_IO2" 825 -1050 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_IO2" 740 -1050 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1100 750 -1100 -1 0
|
|
C 800 -1100 "QSPI_IO3" 825 -1100 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_IO3" 740 -1100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1150 750 -1150 -1 0
|
|
C 800 -1150 "QSPI_SS0_BOOTSEL1" 825 -1150 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_SS0_BOOTSEL1" 740 -1150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1250 750 -1250 -1 0
|
|
C 800 -1250 "QSPI_SS1" 825 -1250 0 1 47 0 L
|
|
X "PIN_TEXT" "QSPI_SS1" 740 -1250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -200 750 -200 -1 0
|
|
C 800 -200 "RGMII0_MDC" 825 -200 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_MDC" 740 -200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -150 750 -150 -1 0
|
|
C 800 -150 "RGMII0_MDIO" 825 -150 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_MDIO" 740 -150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -50 750 -50 -1 0
|
|
C 800 -50 "RGMII0_RXD0" 825 -50 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RXD0" 740 -50 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -500 750 -500 -1 0
|
|
C 800 -500 "RGMII0_RXD1" 825 -500 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RXD1" 740 -500 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -550 750 -550 -1 0
|
|
C 800 -550 "RGMII0_RXD2" 825 -550 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RXD2" 740 -550 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -600 750 -600 -1 0
|
|
C 800 -600 "RGMII0_RXD3" 825 -600 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RXD3" 740 -600 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -400 750 -400 -1 0
|
|
C 800 -400 "RGMII0_RX_CLK" 825 -400 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RX_CLK" 740 -400 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -300 750 -300 -1 0
|
|
C 800 -300 "RGMII0_RX_CTL" 825 -300 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_RX_CTL" 740 -300 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 150 750 150 -1 0
|
|
C 800 150 "RGMII0_TXD0" 825 150 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TXD0" 740 150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 100 750 100 -1 0
|
|
C 800 100 "RGMII0_TXD1" 825 100 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TXD1" 740 100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 50 750 50 -1 0
|
|
C 800 50 "RGMII0_TXD2" 825 50 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TXD2" 740 50 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 0 750 0 -1 0
|
|
C 800 0 "RGMII0_TXD3" 825 0 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TXD3" 740 0 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 250 750 250 -1 0
|
|
C 800 250 "RGMII0_TX_CLK" 825 250 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TX_CLK" 740 250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -350 750 -350 -1 0
|
|
C 800 -350 "RGMII0_TX_CTL" 825 -350 0 1 47 0 L
|
|
X "PIN_TEXT" "RGMII0_TX_CTL" 740 -350 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 750 750 750 -1 0
|
|
C 800 750 "SDMMC_CCLK_OUT" 825 750 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_CCLK_OUT" 740 750 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1250 750 1250 -1 0
|
|
C 800 1250 "SDMMC_CMD" 825 1250 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_CMD" 740 1250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1100 750 1100 -1 0
|
|
C 800 1100 "SDMMC_D0" 825 1100 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D0" 740 1100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1050 750 1050 -1 0
|
|
C 800 1050 "SDMMC_D1" 825 1050 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D1" 740 1050 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 650 750 650 -1 0
|
|
C 800 650 "SDMMC_D2" 825 650 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D2" 740 650 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 600 750 600 -1 0
|
|
C 800 600 "SDMMC_D3" 825 600 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D3" 740 600 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1000 750 1000 -1 0
|
|
C 800 1000 "SDMMC_D4" 825 1000 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D4" 740 1000 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 950 750 950 -1 0
|
|
C 800 950 "SDMMC_D5" 825 950 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D5" 740 950 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 900 750 900 -1 0
|
|
C 800 900 "SDMMC_D6" 825 900 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D6" 740 900 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 850 750 850 -1 0
|
|
C 800 850 "SDMMC_D7" 825 850 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_D7" 740 850 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1200 750 1200 -1 0
|
|
C 800 1200 "SDMMC_PWREN" 825 1200 0 1 47 0 L
|
|
X "PIN_TEXT" "SDMMC_PWREN" 740 1200 0 0 47 0 0 2 0 0 1 0 0
|
|
L -800 300 -750 300 -1 0
|
|
C -800 300 "SPIM0_CLK" -825 300 0 1 47 0 R
|
|
X "PIN_TEXT" "SPIM0_CLK" -740 300 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 200 -750 200 -1 0
|
|
C -800 200 "SPIM0_MISO" -825 200 0 1 47 0 R
|
|
X "PIN_TEXT" "SPIM0_MISO" -740 200 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 250 -750 250 -1 0
|
|
C -800 250 "SPIM0_MOSI" -825 250 0 1 47 0 R
|
|
X "PIN_TEXT" "SPIM0_MOSI" -740 250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 150 -750 150 -1 0
|
|
C -800 150 "SPIM0_SS0_BOOTSEL0" -825 150 0 1 47 0 R
|
|
X "PIN_TEXT" "SPIM0_SS0_BOOTSEL0" -740 150 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 850 -750 850 -1 0
|
|
C -800 850 "TRACE_CLK" -825 850 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_CLK" -740 850 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 750 -750 750 -1 0
|
|
C -800 750 "TRACE_D0" -825 750 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D0" -740 750 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 700 -750 700 -1 0
|
|
C -800 700 "TRACE_D1" -825 700 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D1" -740 700 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 650 -750 650 -1 0
|
|
C -800 650 "TRACE_D2" -825 650 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D2" -740 650 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 600 -750 600 -1 0
|
|
C -800 600 "TRACE_D3" -825 600 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D3" -740 600 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 550 -750 550 -1 0
|
|
C -800 550 "TRACE_D4" -825 550 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D4" -740 550 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 500 -750 500 -1 0
|
|
C -800 500 "TRACE_D5" -825 500 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D5" -740 500 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 450 -750 450 -1 0
|
|
C -800 450 "TRACE_D6" -825 450 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D6" -740 450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 400 -750 400 -1 0
|
|
C -800 400 "TRACE_D7" -825 400 0 1 47 0 R
|
|
X "PIN_TEXT" "TRACE_D7" -740 400 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 50 -750 50 -1 0
|
|
C -800 50 "UART0_RX" -825 50 0 1 47 0 R
|
|
X "PIN_TEXT" "UART0_RX" -740 50 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 0 -750 0 -1 0
|
|
C -800 0 "UART0_TX_CLKSEL1" -825 0 0 1 47 0 R
|
|
X "PIN_TEXT" "UART0_TX_CLKSEL1" -740 0 0 0 47 0 0 0 0 0 1 0 0
|
|
|
|
|