332 lines
14 KiB
CSS
332 lines
14 KiB
CSS
P "CDS_LMAN_SYM_OUTLINE" "-750,1700,750,-1700" 0 0 0.00 0.00 22 0 0 0 0 0 0 0 0
|
|
L 750 1700 -750 1700 -1 0
|
|
L -750 1700 -750 -1700 -1 0
|
|
L -750 -1700 750 -1700 -1 0
|
|
L 750 -1700 750 1700 -1 0
|
|
T 0 1625 0 0 74 0 0 1 0 7 0
|
|
5CSXFC6
|
|
T 25 -1675 0 0 93 0 0 1 0 3 0
|
|
7/7
|
|
P "PART_NUMBER" "?" -750 -1750 0 0 47 0 0 0 0 0 1 0 0
|
|
P "PATH" "?" 0 1750 0 0 47 0 0 0 0 0 0 0 0
|
|
P "MATERIAL" "?" -750 1750 0 0 47 0 0 0 0 0 1 0 0
|
|
P "$LOCATION" "?" -750 1800 0 0 47 0 0 0 0 0 1 0 0
|
|
P "PACK_TYPE" "?" -750 1850 0 0 47 0 0 0 0 0 0 0 0
|
|
L 800 -1150 750 -1150 -1 0
|
|
C 800 -1150 "DNU<5>" 825 -1150 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<5>" 740 -1150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1200 750 -1200 -1 0
|
|
C 800 -1200 "DNU<4>" 825 -1200 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<4>" 740 -1200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1250 750 -1250 -1 0
|
|
C 800 -1250 "DNU<3>" 825 -1250 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<3>" 740 -1250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1300 750 -1300 -1 0
|
|
C 800 -1300 "DNU<2>" 825 -1300 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<2>" 740 -1300 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1350 750 -1350 -1 0
|
|
C 800 -1350 "DNU<1>" 825 -1350 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<1>" 740 -1350 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1400 750 -1400 -1 0
|
|
C 800 -1400 "DNU<0>" 825 -1400 0 1 47 0 L
|
|
X "PIN_TEXT" "DNU<0>" 740 -1400 0 0 47 0 0 2 0 0 1 0 0
|
|
L -800 1450 -750 1450 -1 0
|
|
C -800 1450 "VCC<25>" -825 1450 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<25>" -740 1450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1400 -750 1400 -1 0
|
|
C -800 1400 "VCC<24>" -825 1400 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<24>" -740 1400 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1350 -750 1350 -1 0
|
|
C -800 1350 "VCC<23>" -825 1350 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<23>" -740 1350 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1300 -750 1300 -1 0
|
|
C -800 1300 "VCC<22>" -825 1300 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<22>" -740 1300 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1250 -750 1250 -1 0
|
|
C -800 1250 "VCC<21>" -825 1250 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<21>" -740 1250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1200 -750 1200 -1 0
|
|
C -800 1200 "VCC<20>" -825 1200 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<20>" -740 1200 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1150 -750 1150 -1 0
|
|
C -800 1150 "VCC<19>" -825 1150 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<19>" -740 1150 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1100 -750 1100 -1 0
|
|
C -800 1100 "VCC<18>" -825 1100 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<18>" -740 1100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1050 -750 1050 -1 0
|
|
C -800 1050 "VCC<17>" -825 1050 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<17>" -740 1050 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 1000 -750 1000 -1 0
|
|
C -800 1000 "VCC<16>" -825 1000 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<16>" -740 1000 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 950 -750 950 -1 0
|
|
C -800 950 "VCC<15>" -825 950 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<15>" -740 950 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 900 -750 900 -1 0
|
|
C -800 900 "VCC<14>" -825 900 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<14>" -740 900 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 850 -750 850 -1 0
|
|
C -800 850 "VCC<13>" -825 850 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<13>" -740 850 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 800 -750 800 -1 0
|
|
C -800 800 "VCC<12>" -825 800 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<12>" -740 800 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 750 -750 750 -1 0
|
|
C -800 750 "VCC<11>" -825 750 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<11>" -740 750 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 700 -750 700 -1 0
|
|
C -800 700 "VCC<10>" -825 700 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<10>" -740 700 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 650 -750 650 -1 0
|
|
C -800 650 "VCC<9>" -825 650 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<9>" -740 650 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 600 -750 600 -1 0
|
|
C -800 600 "VCC<8>" -825 600 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<8>" -740 600 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 550 -750 550 -1 0
|
|
C -800 550 "VCC<7>" -825 550 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<7>" -740 550 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 500 -750 500 -1 0
|
|
C -800 500 "VCC<6>" -825 500 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<6>" -740 500 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 450 -750 450 -1 0
|
|
C -800 450 "VCC<5>" -825 450 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<5>" -740 450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 400 -750 400 -1 0
|
|
C -800 400 "VCC<4>" -825 400 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<4>" -740 400 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 350 -750 350 -1 0
|
|
C -800 350 "VCC<3>" -825 350 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<3>" -740 350 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 300 -750 300 -1 0
|
|
C -800 300 "VCC<2>" -825 300 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<2>" -740 300 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 250 -750 250 -1 0
|
|
C -800 250 "VCC<1>" -825 250 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<1>" -740 250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 200 -750 200 -1 0
|
|
C -800 200 "VCC<0>" -825 200 0 1 47 0 R
|
|
X "PIN_TEXT" "VCC<0>" -740 200 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -100 -750 -100 -1 0
|
|
C -800 -100 "VCCBAT" -825 -100 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCBAT" -740 -100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -200 -750 -200 -1 0
|
|
C -800 -200 "VCCIO3A<1>" -825 -200 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3A<1>" -740 -200 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -250 -750 -250 -1 0
|
|
C -800 -250 "VCCIO3A<0>" -825 -250 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3A<0>" -740 -250 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -300 -750 -300 -1 0
|
|
C -800 -300 "VCCIO3B<3>" -825 -300 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3B<3>" -740 -300 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -350 -750 -350 -1 0
|
|
C -800 -350 "VCCIO3B<2>" -825 -350 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3B<2>" -740 -350 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -400 -750 -400 -1 0
|
|
C -800 -400 "VCCIO3B<1>" -825 -400 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3B<1>" -740 -400 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -450 -750 -450 -1 0
|
|
C -800 -450 "VCCIO3B<0>" -825 -450 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO3B<0>" -740 -450 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -550 -750 -550 -1 0
|
|
C -800 -550 "VCCIO4A<8>" -825 -550 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<8>" -740 -550 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -600 -750 -600 -1 0
|
|
C -800 -600 "VCCIO4A<7>" -825 -600 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<7>" -740 -600 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -650 -750 -650 -1 0
|
|
C -800 -650 "VCCIO4A<6>" -825 -650 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<6>" -740 -650 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -700 -750 -700 -1 0
|
|
C -800 -700 "VCCIO4A<5>" -825 -700 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<5>" -740 -700 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -750 -750 -750 -1 0
|
|
C -800 -750 "VCCIO4A<4>" -825 -750 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<4>" -740 -750 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -800 -750 -800 -1 0
|
|
C -800 -800 "VCCIO4A<3>" -825 -800 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<3>" -740 -800 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -850 -750 -850 -1 0
|
|
C -800 -850 "VCCIO4A<2>" -825 -850 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<2>" -740 -850 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -900 -750 -900 -1 0
|
|
C -800 -900 "VCCIO4A<1>" -825 -900 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<1>" -740 -900 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -950 -750 -950 -1 0
|
|
C -800 -950 "VCCIO4A<0>" -825 -950 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO4A<0>" -740 -950 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1000 -750 -1000 -1 0
|
|
C -800 -1000 "VCCIO5A<1>" -825 -1000 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO5A<1>" -740 -1000 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1050 -750 -1050 -1 0
|
|
C -800 -1050 "VCCIO5A<0>" -825 -1050 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO5A<0>" -740 -1050 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 -1150 -750 -1150 -1 0
|
|
C -800 -1150 "VCCIO5B" -825 -1150 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCIO5B" -740 -1150 0 0 47 0 0 0 0 0 1 0 0
|
|
L 800 1550 750 1550 -1 0
|
|
C 800 1550 "VCCIO6A_HPS<7>" 825 1550 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<7>" 740 1550 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1500 750 1500 -1 0
|
|
C 800 1500 "VCCIO6A_HPS<6>" 825 1500 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<6>" 740 1500 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1450 750 1450 -1 0
|
|
C 800 1450 "VCCIO6A_HPS<5>" 825 1450 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<5>" 740 1450 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1400 750 1400 -1 0
|
|
C 800 1400 "VCCIO6A_HPS<4>" 825 1400 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<4>" 740 1400 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1350 750 1350 -1 0
|
|
C 800 1350 "VCCIO6A_HPS<3>" 825 1350 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<3>" 740 1350 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1300 750 1300 -1 0
|
|
C 800 1300 "VCCIO6A_HPS<2>" 825 1300 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<2>" 740 1300 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1250 750 1250 -1 0
|
|
C 800 1250 "VCCIO6A_HPS<1>" 825 1250 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<1>" 740 1250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1200 750 1200 -1 0
|
|
C 800 1200 "VCCIO6A_HPS<0>" 825 1200 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6A_HPS<0>" 740 1200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1150 750 1150 -1 0
|
|
C 800 1150 "VCCIO6B_HPS<5>" 825 1150 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<5>" 740 1150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1100 750 1100 -1 0
|
|
C 800 1100 "VCCIO6B_HPS<4>" 825 1100 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<4>" 740 1100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1050 750 1050 -1 0
|
|
C 800 1050 "VCCIO6B_HPS<3>" 825 1050 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<3>" 740 1050 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 1000 750 1000 -1 0
|
|
C 800 1000 "VCCIO6B_HPS<2>" 825 1000 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<2>" 740 1000 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 950 750 950 -1 0
|
|
C 800 950 "VCCIO6B_HPS<1>" 825 950 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<1>" 740 950 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 900 750 900 -1 0
|
|
C 800 900 "VCCIO6B_HPS<0>" 825 900 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO6B_HPS<0>" 740 900 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 850 750 850 -1 0
|
|
C 800 850 "VCCIO7A_HPS<1>" 825 850 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7A_HPS<1>" 740 850 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 800 750 800 -1 0
|
|
C 800 800 "VCCIO7A_HPS<0>" 825 800 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7A_HPS<0>" 740 800 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 750 750 750 -1 0
|
|
C 800 750 "VCCIO7B_HPS<1>" 825 750 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7B_HPS<1>" 740 750 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 700 750 700 -1 0
|
|
C 800 700 "VCCIO7B_HPS<0>" 825 700 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7B_HPS<0>" 740 700 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 650 750 650 -1 0
|
|
C 800 650 "VCCIO7C_HPS" 825 650 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7C_HPS" 740 650 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 600 750 600 -1 0
|
|
C 800 600 "VCCIO7D_HPS<1>" 825 600 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7D_HPS<1>" 740 600 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 550 750 550 -1 0
|
|
C 800 550 "VCCIO7D_HPS<0>" 825 550 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO7D_HPS<0>" 740 550 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 500 750 500 -1 0
|
|
C 800 500 "VCCIO8A" 825 500 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCIO8A" 740 500 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 400 750 400 -1 0
|
|
C 800 400 "VCCPD3A" 825 400 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3A" 740 400 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 350 750 350 -1 0
|
|
C 800 350 "VCCPD3B4A<5>" 825 350 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<5>" 740 350 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 300 750 300 -1 0
|
|
C 800 300 "VCCPD3B4A<4>" 825 300 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<4>" 740 300 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 250 750 250 -1 0
|
|
C 800 250 "VCCPD3B4A<3>" 825 250 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<3>" 740 250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 200 750 200 -1 0
|
|
C 800 200 "VCCPD3B4A<2>" 825 200 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<2>" 740 200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 150 750 150 -1 0
|
|
C 800 150 "VCCPD3B4A<1>" 825 150 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<1>" 740 150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 100 750 100 -1 0
|
|
C 800 100 "VCCPD3B4A<0>" 825 100 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD3B4A<0>" 740 100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 0 750 0 -1 0
|
|
C 800 0 "VCCPD5A" 825 0 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD5A" 740 0 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -50 750 -50 -1 0
|
|
C 800 -50 "VCCPD5B" 825 -50 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD5B" 740 -50 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -100 750 -100 -1 0
|
|
C 800 -100 "VCCPD6A6B_HPS<4>" 825 -100 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD6A6B_HPS<4>" 740 -100 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -150 750 -150 -1 0
|
|
C 800 -150 "VCCPD6A6B_HPS<3>" 825 -150 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD6A6B_HPS<3>" 740 -150 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -200 750 -200 -1 0
|
|
C 800 -200 "VCCPD6A6B_HPS<2>" 825 -200 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD6A6B_HPS<2>" 740 -200 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -250 750 -250 -1 0
|
|
C 800 -250 "VCCPD6A6B_HPS<1>" 825 -250 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD6A6B_HPS<1>" 740 -250 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -300 750 -300 -1 0
|
|
C 800 -300 "VCCPD6A6B_HPS<0>" 825 -300 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD6A6B_HPS<0>" 740 -300 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -350 750 -350 -1 0
|
|
C 800 -350 "VCCPD7A_HPS" 825 -350 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD7A_HPS" 740 -350 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -400 750 -400 -1 0
|
|
C 800 -400 "VCCPD7B_HPS" 825 -400 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD7B_HPS" 740 -400 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -450 750 -450 -1 0
|
|
C 800 -450 "VCCPD7C_HPS" 825 -450 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD7C_HPS" 740 -450 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -500 750 -500 -1 0
|
|
C 800 -500 "VCCPD7D_HPS" 825 -500 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD7D_HPS" 740 -500 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -550 750 -550 -1 0
|
|
C 800 -550 "VCCPD8A" 825 -550 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCPD8A" 740 -550 0 0 47 0 0 2 0 0 1 0 0
|
|
L -800 100 -750 100 -1 0
|
|
C -800 100 "VCCPGM<2>" -825 100 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCPGM<2>" -740 100 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 50 -750 50 -1 0
|
|
C -800 50 "VCCPGM<1>" -825 50 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCPGM<1>" -740 50 0 0 47 0 0 0 0 0 1 0 0
|
|
L -800 0 -750 0 -1 0
|
|
C -800 0 "VCCPGM<0>" -825 0 0 1 47 0 R
|
|
X "PIN_TEXT" "VCCPGM<0>" -740 0 0 0 47 0 0 0 0 0 1 0 0
|
|
L 800 -1500 750 -1500 -1 0
|
|
C 800 -1500 "VCCRSTCLK_HPS<1>" 825 -1500 0 1 47 0 L
|
|
X "PIN_TEXT" "VCCRSTCLK_HPS<1>" 740 -1500 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -650 750 -650 -1 0
|
|
C 800 -650 "VREFB3AN03A" 825 -650 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB3AN03A" 740 -650 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -700 750 -700 -1 0
|
|
C 800 -700 "VREFB3BN03B" 825 -700 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB3BN03B" 740 -700 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -750 750 -750 -1 0
|
|
C 800 -750 "VREFB4AN04A" 825 -750 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB4AN04A" 740 -750 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -800 750 -800 -1 0
|
|
C 800 -800 "VREFB5AN05A" 825 -800 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB5AN05A" 740 -800 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -850 750 -850 -1 0
|
|
C 800 -850 "VREFB5BN05B" 825 -850 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB5BN05B" 740 -850 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -900 750 -900 -1 0
|
|
C 800 -900 "VREFB6AN0_HPS6A" 825 -900 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB6AN0_HPS6A" 740 -900 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -950 750 -950 -1 0
|
|
C 800 -950 "VREFB6BN0_HPS6B" 825 -950 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB6BN0_HPS6B" 740 -950 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1000 750 -1000 -1 0
|
|
C 800 -1000 "VREFB7A7B7C7DN0_HPS" 825 -1000 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB7A7B7C7DN0_HPS" 740 -1000 0 0 47 0 0 2 0 0 1 0 0
|
|
L 800 -1050 750 -1050 -1 0
|
|
C 800 -1050 "VREFB8AN08A" 825 -1050 0 1 47 0 L
|
|
X "PIN_TEXT" "VREFB8AN08A" 740 -1050 0 0 47 0 0 2 0 0 1 0 0
|
|
|
|
|