.. |
Project Outputs for FPGA_Module
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
.gitignore
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
Connectors.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
Copy of FPGA_Module.PcbDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
DDR3L.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Bank_IO.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Banks_DDR3.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_CFG.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_MGT.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Module.PcbDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Module.pdf
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Module.PrjPcb
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Module.PrjPcbStructure
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_Module.step
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
FPGA_PWR.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
Job1.OutJob
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |
PWR.SchDoc
|
Adding the KiCad Design for the FPGA Module Board
|
2023-02-20 01:03:04 +00:00 |