mirror of
https://github.com/prusa3d/Buddy-board-MINI-PCB.git
synced 2025-02-19 12:29:35 +00:00
56 lines
3.3 KiB
Plaintext
56 lines
3.3 KiB
Plaintext
(module Capacitor_SMD:CP_Elec_8x10.5 (layer F.Cu) (tedit 5D7F69F5)
|
|
(descr "SMT capacitor, aluminium electrolytic, 8x10.5, Vishay 0810 http://www.vishay.com/docs/28395/150crz.pdf")
|
|
(tags "Capacitor Electrolytic")
|
|
(attr smd)
|
|
(fp_text reference C124 (at 4.826 3.429 90) (layer F.SilkS)
|
|
(effects (font (size 0.5 0.5) (thickness 0.1)))
|
|
)
|
|
(fp_text value 330u (at 0 5.3) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_text user %R (at 0 0) (layer F.Fab)
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
|
)
|
|
(fp_line (start -6.15 1.5) (end -4.5 1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -6.15 -1.5) (end -6.15 1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -4.5 -1.5) (end -6.15 -1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -4.5 1.5) (end -4.5 3.35) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -4.5 -3.35) (end -4.5 -1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -4.5 -3.35) (end -3.35 -4.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -4.5 3.35) (end -3.35 4.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -3.35 -4.5) (end 4.5 -4.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -3.35 4.5) (end 4.5 4.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 4.5 1.5) (end 4.5 4.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 6.15 1.5) (end 4.5 1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 6.15 -1.5) (end 6.15 1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 4.5 -1.5) (end 6.15 -1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start 4.5 -4.5) (end 4.5 -1.5) (layer F.CrtYd) (width 0.05))
|
|
(fp_line (start -5.1 -3.01) (end -5.1 -2.01) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -5.6 -2.51) (end -4.6 -2.51) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -4.36 3.295563) (end -3.295563 4.36) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -4.36 -3.295563) (end -3.295563 -4.36) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -4.36 -3.295563) (end -4.36 -1.51) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -4.36 3.295563) (end -4.36 1.51) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -3.295563 4.36) (end 4.36 4.36) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -3.295563 -4.36) (end 4.36 -4.36) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start 4.36 -4.36) (end 4.36 -1.51) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start 4.36 4.36) (end 4.36 1.51) (layer F.SilkS) (width 0.12))
|
|
(fp_line (start -3.162278 -1.9) (end -3.162278 -1.1) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -3.562278 -1.5) (end -2.762278 -1.5) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -4.25 3.25) (end -3.25 4.25) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -4.25 -3.25) (end -3.25 -4.25) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -4.25 -3.25) (end -4.25 3.25) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -3.25 4.25) (end 4.25 4.25) (layer F.Fab) (width 0.1))
|
|
(fp_line (start -3.25 -4.25) (end 4.25 -4.25) (layer F.Fab) (width 0.1))
|
|
(fp_line (start 4.25 -4.25) (end 4.25 4.25) (layer F.Fab) (width 0.1))
|
|
(fp_circle (center 0 0) (end 4 0) (layer F.Fab) (width 0.1))
|
|
(pad 2 smd rect (at 3.7 0) (size 4.4 2.5) (layers F.Cu F.Paste F.Mask)
|
|
(zone_connect 2))
|
|
(pad 1 smd rect (at -3.7 0) (size 4.4 2.5) (layers F.Cu F.Paste F.Mask))
|
|
(model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/CP_Elec_8x10.5.wrl
|
|
(at (xyz 0 0 0))
|
|
(scale (xyz 1 1 1))
|
|
(rotate (xyz 0 0 0))
|
|
)
|
|
)
|