mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-25 18:53:32 +00:00
14 lines
160 B
Verilog
14 lines
160 B
Verilog
// generated by newgenasym Thu Jul 15 16:10:37 2021
|
|
|
|
|
|
module buzz (\+ , \- );
|
|
inout \+ ;
|
|
inout \- ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|