0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-03-22 02:43:46 +00:00
2021-07-20 16:39:56 +08:00

11 lines
223 B
VHDL

-- generated by newgenasym Thu Jul 15 16:10:37 2021
library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity buzz is
port (
\+\: INOUT STD_LOGIC;
\-\: INOUT STD_LOGIC);
end buzz;