mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-28 03:09:58 +00:00
14 lines
167 B
Verilog
14 lines
167 B
Verilog
// generated by newgenasym Thu Jul 15 18:07:05 2021
|
|
|
|
|
|
module capacitance (\1 , \2 );
|
|
inout \1 ;
|
|
inout \2 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|