0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-05-09 07:32:58 +00:00
Files
2021-07-20 16:39:56 +08:00

14 lines
163 B
Verilog

// generated by newgenasym Wed Jul 14 18:10:13 2021
module crystal (\1 , \2 );
inout \1 ;
inout \2 ;
initial
begin
end
endmodule