0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-05-12 07:58:29 +00:00
Files
2021-07-20 16:39:56 +08:00

11 lines
229 B
VHDL

-- generated by newgenasym Wed Jul 14 18:10:13 2021
library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity crystal is
port (
\1\: INOUT STD_LOGIC;
\2\: INOUT STD_LOGIC);
end crystal;