mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-21 18:43:46 +00:00
15 lines
213 B
Verilog
15 lines
213 B
Verilog
// generated by newgenasym Wed Jul 14 16:07:14 2021
|
|
|
|
|
|
module l7805 (\1/input , \2/gnd , \3/ouput );
|
|
inout \1/input ;
|
|
inout \2/gnd ;
|
|
inout \3/ouput ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|