0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-03-23 02:43:46 +00:00
2021-07-20 16:39:56 +08:00

12 lines
259 B
VHDL

-- generated by newgenasym Wed Jul 14 16:07:14 2021
library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity l7805 is
port (
\1/input\: INOUT STD_LOGIC;
\2/gnd\: INOUT STD_LOGIC;
\3/ouput\: INOUT STD_LOGIC);
end l7805;