mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-31 03:27:22 +00:00
14 lines
159 B
Verilog
14 lines
159 B
Verilog
// generated by newgenasym Wed Jul 14 13:49:46 2021
|
|
|
|
|
|
module led (\1 , \2 );
|
|
inout \1 ;
|
|
inout \2 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|