0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-03-20 10:35:38 +00:00
2021-07-20 16:39:56 +08:00

20 lines
309 B
Verilog

// generated by newgenasym Wed Jul 14 19:38:27 2021
module lm358 (gnd, \ina+ , \ina- , \inb+ , \inb- , outa, outb, vcc);
inout gnd;
inout \ina+ ;
inout \ina- ;
inout \inb+ ;
inout \inb- ;
inout outa;
inout outb;
inout vcc;
initial
begin
end
endmodule