mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-20 10:35:38 +00:00
16 lines
208 B
Verilog
16 lines
208 B
Verilog
// generated by newgenasym Thu Jul 15 19:13:43 2021
|
|
|
|
|
|
module mlx90614 (gnd, scl, sda, vcc);
|
|
output gnd;
|
|
output scl;
|
|
output sda;
|
|
output vcc;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|