mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-04-07 03:47:02 +00:00
19 lines
256 B
Verilog
19 lines
256 B
Verilog
// generated by newgenasym Fri Jul 16 11:27:52 2021
|
|
|
|
|
|
module oled (cs, dc, gnd, res, scl, sda, vcc);
|
|
inout cs;
|
|
inout dc;
|
|
inout gnd;
|
|
inout res;
|
|
inout scl;
|
|
inout sda;
|
|
inout vcc;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|