0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-04-01 03:31:31 +00:00
2021-07-20 16:39:56 +08:00

15 lines
191 B
Verilog

// generated by newgenasym Wed Jul 14 19:38:27 2021
module potentiometer (ccw, cw, wiper);
inout ccw;
inout cw;
inout wiper;
initial
begin
end
endmodule