0
mirror of https://github.com/Jimmy-Bots/Short-Term.git synced 2026-03-31 11:27:22 +00:00
2021-07-20 16:39:56 +08:00

12 lines
275 B
VHDL

-- generated by newgenasym Wed Jul 14 19:38:27 2021
library ieee;
use ieee.std_logic_1164.all;
use work.all;
entity potentiometer is
port (
CCW: INOUT STD_LOGIC;
CW: INOUT STD_LOGIC;
WIPER: INOUT STD_LOGIC);
end potentiometer;