Short-Term/designer/worklib/socket2/entity/verilog.v

// generated by newgenasym  Thu Jul 15 13:15:42 2021


module socket2 (gnd, \v+ );
    inout gnd;
    inout \v+ ;


    initial
        begin
        end

endmodule