mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-04-15 04:15:49 +00:00
14 lines
165 B
Verilog
14 lines
165 B
Verilog
// generated by newgenasym Thu Jul 15 13:15:42 2021
|
|
|
|
|
|
module socket2 (gnd, \v+ );
|
|
inout gnd;
|
|
inout \v+ ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|