mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-03-28 03:09:58 +00:00
17 lines
231 B
Verilog
17 lines
231 B
Verilog
// generated by newgenasym Thu Jul 15 19:04:37 2021
|
|
|
|
|
|
module socket5 (\+5v , \3v3 , gnd, rxd, txd);
|
|
inout \+5v ;
|
|
inout \3v3 ;
|
|
inout gnd;
|
|
inout rxd;
|
|
inout txd;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|