mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-04-11 04:15:49 +00:00
16 lines
202 B
Verilog
16 lines
202 B
Verilog
// generated by newgenasym Thu Jul 15 13:45:59 2021
|
|
|
|
|
|
module switch (\1 , \2 , \3 , \4 );
|
|
inout \1 ;
|
|
inout \2 ;
|
|
inout \3 ;
|
|
inout \4 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|