You've already forked Short-Term
mirror of
https://github.com/Jimmy-Bots/Short-Term.git
synced 2026-06-09 19:53:34 +00:00
18 lines
247 B
Verilog
18 lines
247 B
Verilog
// generated by newgenasym Thu Jul 15 13:32:18 2021
|
|
|
|
|
|
module switch_lock (\1 , \2 , \3 , \4 , \5 , \6 );
|
|
inout \1 ;
|
|
inout \2 ;
|
|
inout \3 ;
|
|
inout \4 ;
|
|
inout \5 ;
|
|
inout \6 ;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|