Create PCB - LEADED - SOP - TI VSON-10 DRC.PcbLib

Browse Source

...

This commit is contained in:

Mark 2020-08-06 19:00:52 +01:00

parent 1a16583479

commit 09c0144f2b

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

footprints/Leaded - SOP/PCB - LEADED - SOP - TI VSON-10 DRC.PcbLib

Normal file

Show: Full Diff

Full Diff

Added or Changed

Removed

No Diff

View File

LOADING design file

empty