7
mirror of https://github.com/issus/altium-library.git synced 2025-04-02 03:36:35 +00:00

Create symbols/MCU - INFINEON XMC/SCH - MCU - INFINEON XMC - INFINEON XMC4500F100.SchLib

This commit is contained in:
Mark 2022-09-28 08:24:13 +01:00
parent b2c6ce2512
commit 4a7dd954ee

View File

Name
Comment
Description
Thumbnail
INFINEON XMC4500F100
*
P0.0/CAN0_TXD0/CCU80_OUT12/LEDTS0_COL2/USIC1_C1_DX0D/ERU0_0B0/ETH0_ETH0_CLK_RMIIB 2 P0.1/USB0_DRIVEVBUS/USIC1_DOUT01/CCU80_OUT11/LEDTS0_COL3/ERU0_0A0/ETH0_ETH0_CRS_DVB 1 P0.2/USIC1_SELO11/CCU80_OUT10/USIC1_DOUT30/EBU0_AD0/USIC1_C0_HWIN3/ERU0_3B3/ETH0_ETH0_RXD0B/EBU0_D0 100 P0.3/CCU80_OUT02/USIC1_DOUT20/EBU0_AD1/USIC1_C0_HWIN2/ERU1_3B0/ETH0_ETH0_RXD1B/EBU0_D1 99 P0.4/ETH0_TX_EN/CCU80_OUT01/USIC1_DOUT10/EBU0_AD2/USIC1_C0_DX0A/USIC1_C0_HWIN1/ERU0_2B3/EBU0_D2 98 P0.5/ETH0/USIC1/CCU80/EBU0/ERU1 97 P0.6/ETH0_TXD1/USIC1_SELO00/CCU80_OUT03/EBU0_ADV/CCU80_CCU80IN2B/USIC1_C0_DX2A/ERU0_3B2 96 P0.7/WDT0/USIC0/EBU0/CCU80/DSD0/ERU0/CPU0 89 P0.8/USIC0_SCLKOUT0/EBU0_AD7/CCU80_CCU80IN1B/USIC0_C0_DX1B/DSD0_DIN0A/ERU0_2A1/EBU0_D7/CPU0_DB_TRST 88 P0.9/USIC1/CCU80/LEDTS0/ETH0/EBU0/ERU0/USB0 4 P0.10/ETH0_MDC/USIC1_SCLKOUT1/CCU80_OUT20/LEDTS0_COL1/USIC1_C1_DX1A/ERU0_1A0 3 P0.11/USIC1_SCLKOUT0/CCU80_OUT13/SDMMC0_MMC_RESET/E\B\U\0\_\B\R\E\Q\/USIC1_C0_DX1A/ERU0_3A2/ETH0_ETH0_RXERB 95 P0.12/USIC1_SELO01/CCU40_OUT3/EBU0_HLDA_OUT/USIC1_C1_DX2B/ERU0_2B2/E\B\U\0\_\H\L\D\A\_\N\ 94 VBUS 10 USB_DP 9 USB_DM 8 RTC_XTAL2 16 RTC_XTAL1 15 XTAL2 62 XTAL1 61 TMS 66 TCK 67 VDDP 11 VDDP 43 VDDP 60 VDDP 87 VDDC 12 VDDC 42 VDDC 64 VDDC 86 VDDA 35 VBAT 17 VAREF 33 PORST 65 VSSA 34 VAGND 32 VSSO 63 VSS 59 P0.0/CAN0_TXD0/CCU80_OUT12/LEDTS0_COL2/USIC1_C1_DX0D/ERU0_0B0/ETH0_ETH0_CLK_RMIIB 2 P0.1/USB0_DRIVEVBUS/USIC1_DOUT01/CCU80_OUT11/LEDTS0_COL3/ERU0_0A0/ETH0_ETH0_CRS_DVB 1 P0.2/USIC1_SELO11/CCU80_OUT10/USIC1_DOUT30/EBU0_AD0/USIC1_C0_HWIN3/ERU0_3B3/ETH0_ETH0_RXD0B/EBU0_D0 100 P0.3/CCU80_OUT02/USIC1_DOUT20/EBU0_AD1/USIC1_C0_HWIN2/ERU1_3B0/ETH0_ETH0_RXD1B/EBU0_D1 99 P0.4/ETH0_TX_EN/CCU80_OUT01/USIC1_DOUT10/EBU0_AD2/USIC1_C0_DX0A/USIC1_C0_HWIN1/ERU0_2B3/EBU0_D2 98 P0.5/ETH0/USIC1/CCU80/EBU0/ERU1 97 P0.6/ETH0_TXD1/USIC1_SELO00/CCU80_OUT03/EBU0_ADV/CCU80_CCU80IN2B/USIC1_C0_DX2A/ERU0_3B2 96 P0.7/WDT0/USIC0/EBU0/CCU80/DSD0/ERU0/CPU0 89 P0.8/USIC0_SCLKOUT0/EBU0_AD7/CCU80_CCU80IN1B/USIC0_C0_DX1B/DSD0_DIN0A/ERU0_2A1/EBU0_D7/CPU0_DB_TRST 88 P0.9/USIC1/CCU80/LEDTS0/ETH0/EBU0/ERU0/USB0 4 P0.10/ETH0_MDC/USIC1_SCLKOUT1/CCU80_OUT20/LEDTS0_COL1/USIC1_C1_DX1A/ERU0_1A0 3 P0.11/USIC1_SCLKOUT0/CCU80_OUT13/SDMMC0_MMC_RESET/E\B\U\0\_\B\R\E\Q\/USIC1_C0_DX1A/ERU0_3A2/ETH0_ETH0_RXERB 95 P0.12/USIC1_SELO01/CCU40_OUT3/EBU0_HLDA_OUT/USIC1_C1_DX2B/ERU0_2B2/E\B\U\0\_\H\L\D\A\_\N\ 94 VBUS 10 USB_DP 9 USB_DM 8 RTC_XTAL2 16 RTC_XTAL1 15 XTAL2 62 XTAL1 61 TMS 66 TCK 67 VDDP 11 VDDP 43 VDDP 60 VDDP 87 VDDC 12 VDDC 42 VDDC 64 VDDC 86 VDDA 35 VBAT 17 VAREF 33 PORST 65 VSSA 34 VAGND 32 VSSO 63 VSS 59
P1.0/DSD0_CGPWMN/USIC0_SELO00/CCU40_OUT3/ERU1_PDOUT3/USIC0_C0_DX2A/CCU40_IN3A/ERU0_3B0 79 P1.1/DSD0/USIC0/CCU40/ERU1/SDMMC0/POSIF0/ERU0 78 P1.2/CCU40/ERU1/USIC0/EBU0/POSIF0 77 P1.3/USIC0/CCU40/ERU1/EBU0/POSIF0 76 P14.15/VADC0_GR1CH7 20 P14.14/VADC0_GR1CH6 21 P14.13/VADC0_GR1CH5 22 P14.12/VADC0_GR1CH4 23 P14.7/VADC0_GR0CH7/POSIF0_IN0B 24 P14.6/VADC0_GR0CH6/POSIF0_IN1B 25 P14.5/VADC0_GR0CH5/VADC0_GR2CH1/POSIF0_IN2B 26 P14.4/VADC0_GR0CH4/VADC0_GR2CH0 27 P14.3/VADC0_GR0CH3/VADC0_GR1CH3/CAN0_RXDC0B 28 P14.2/VADC0_GR0CH2/VADC0_GR1CH2 29 P14.1/VADC0_GR0CH1 30 P14.0/VADC0_GR0CH0 31 P14.9/DAC0_OUT1/VADC0_GR1CH1/VADC0_GR3CH3/ETH0_ETH0_RXD1C 36 P14.8/DAC0_OUT0/VADC0_GR1CH0/VADC0_GR3CH2/ETH0_ETH0_RXD0C 37 P1.4/WDT0/CAN0/CCU80/CCU81/USIC0/CCU41/ERU0 75 P15.3/VADC0_GR2CH3 18 P15.2/VADC0_GR2CH2 19 P15.9/VADC0_GR3CH1/ETH0_ETH0_CRS_DVC 38 P15.8/VADC0_GR3CH0/ETH0_ETH0_CLK_RMIIC 39 P1.5/CAN0/USIC0/CCU80/CCU81/CCU41/DSD0/ERU0/ERU1 74 P1.6/USIC0_SCLKOUT0/SDMMC0_MMC_DATA_OUT1/EBU0_AD10/SDMMC0_MMC_DATA_IN1/DSD0_DIN2A/EBU0_D10 83 P1.7/USIC0/DSD0/SDMMC0/EBU0 82 P1.8/USIC0/DSD0/SDMMC0/EBU0/CAN0 81 P1.9/CAN0_TXD2/DSD0_MCLKOUT0/SDMMC0_MMC_DATA_OUT5/EBU0_AD13/SDMMC0_MMC_DATA_IN5/DSD0_MCLK0A/EBU0_D13 80 P1.10/ETH0_MDC/USIC0_SCLKOUT0/CCU81_OUT12/SDMMC0_MMC_SDCD/CCU41_IN2C 73 P1.11/USIC0_SELO00/CCU81_OUT11/ETH0_MDO/CCU41_IN3C/ETH0_ETH0_MDIC 72 P1.12/ETH0_TX_EN/CAN0_TXD1/CCU81_OUT10/SDMMC0_MMC_DATA_OUT6/EBU0_AD16/SDMMC0_MMC_DATA_IN6/EBU0_D16 71 P1.13/ETH0/USIC0/CCU81/SDMMC0/EBU0/CAN0 70 P1.14/ETH0_TXD1/USIC0_SELO21/CCU81_OUT01/EBU0_AD18/EBU0_D18 69 P1.15/DSD0_MCLKOUT2/CCU81_OUT00/EBU0_AD19/DSD0_MCLK2B/ERU1_1A0/EBU0_D19 68 P1.0/DSD0_CGPWMN/USIC0_SELO00/CCU40_OUT3/ERU1_PDOUT3/USIC0_C0_DX2A/CCU40_IN3A/ERU0_3B0 79 P1.1/DSD0/USIC0/CCU40/ERU1/SDMMC0/POSIF0/ERU0 78 P1.2/CCU40/ERU1/USIC0/EBU0/POSIF0 77 P1.3/USIC0/CCU40/ERU1/EBU0/POSIF0 76 P14.15/VADC0_GR1CH7 20 P14.14/VADC0_GR1CH6 21 P14.13/VADC0_GR1CH5 22 P14.12/VADC0_GR1CH4 23 P14.7/VADC0_GR0CH7/POSIF0_IN0B 24 P14.6/VADC0_GR0CH6/POSIF0_IN1B 25 P14.5/VADC0_GR0CH5/VADC0_GR2CH1/POSIF0_IN2B 26 P14.4/VADC0_GR0CH4/VADC0_GR2CH0 27 P14.3/VADC0_GR0CH3/VADC0_GR1CH3/CAN0_RXDC0B 28 P14.2/VADC0_GR0CH2/VADC0_GR1CH2 29 P14.1/VADC0_GR0CH1 30 P14.0/VADC0_GR0CH0 31 P14.9/DAC0_OUT1/VADC0_GR1CH1/VADC0_GR3CH3/ETH0_ETH0_RXD1C 36 P14.8/DAC0_OUT0/VADC0_GR1CH0/VADC0_GR3CH2/ETH0_ETH0_RXD0C 37 P1.4/WDT0/CAN0/CCU80/CCU81/USIC0/CCU41/ERU0 75 P15.3/VADC0_GR2CH3 18 P15.2/VADC0_GR2CH2 19 P15.9/VADC0_GR3CH1/ETH0_ETH0_CRS_DVC 38 P15.8/VADC0_GR3CH0/ETH0_ETH0_CLK_RMIIC 39 P1.5/CAN0/USIC0/CCU80/CCU81/CCU41/DSD0/ERU0/ERU1 74 P1.6/USIC0_SCLKOUT0/SDMMC0_MMC_DATA_OUT1/EBU0_AD10/SDMMC0_MMC_DATA_IN1/DSD0_DIN2A/EBU0_D10 83 P1.7/USIC0/DSD0/SDMMC0/EBU0 82 P1.8/USIC0/DSD0/SDMMC0/EBU0/CAN0 81 P1.9/CAN0_TXD2/DSD0_MCLKOUT0/SDMMC0_MMC_DATA_OUT5/EBU0_AD13/SDMMC0_MMC_DATA_IN5/DSD0_MCLK0A/EBU0_D13 80 P1.10/ETH0_MDC/USIC0_SCLKOUT0/CCU81_OUT12/SDMMC0_MMC_SDCD/CCU41_IN2C 73 P1.11/USIC0_SELO00/CCU81_OUT11/ETH0_MDO/CCU41_IN3C/ETH0_ETH0_MDIC 72 P1.12/ETH0_TX_EN/CAN0_TXD1/CCU81_OUT10/SDMMC0_MMC_DATA_OUT6/EBU0_AD16/SDMMC0_MMC_DATA_IN6/EBU0_D16 71 P1.13/ETH0/USIC0/CCU81/SDMMC0/EBU0/CAN0 70 P1.14/ETH0_TXD1/USIC0_SELO21/CCU81_OUT01/EBU0_AD18/EBU0_D18 69 P1.15/DSD0_MCLKOUT2/CCU81_OUT00/EBU0_AD19/DSD0_MCLK2B/ERU1_1A0/EBU0_D19 68
P2.0/CCU81/DSD0/LEDTS0/ETH0/EBU0/CCU40/ERU0 52 P2.1/CCU81/DSD0/LEDTS0/CPU0/EBU0/CCU40/ERU1/ETH0 51 P2.2/VADC0/CCU81/CCU41/LEDTS0/EBU0/USIC0/ERU0/ETH0 50 P2.3/VADC0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0/ETH0 49 P2.4/VADC0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0/ETH0 48 P2.5/ETH0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0 47 P2.6/USIC2/CCU80/LEDTS0/CAN0/CCU40/DSD0/ERU0 54 P2.7/ETH0_MDC/CAN0_TXD1/CCU80_OUT30/LEDTS0_COL2/CCU40_IN2C/DSD0_DIN0B/ERU1_1B0 53 P2.8/ETH0/CCU80/LEDTS0/EBU0/DAC0/CCU40 46 P2.9/ETH0/CCU80/LEDTS0/EBU0/DAC0/CCU41 45 P2.10/VADC0_EMUX0_IN1/CPU0_DB_ETM_TRACEDATA3/EBU0_AD28/EBU0_D28 44 P2.14/VADC0/USIC1/CCU80/CPU0/EBU0/CCU43 41 P2.15/VADC0/CCU80/LEDTS0/EBU0/USIC1/CCU42/ETH0 40 P3.0/USIC2_SELO01/USIC0_SCLKOUT1/CCU42_OUT0/EBU0_RD/CCU80_CCU80IN2C/CCU81_CCU81IN0C/USIC0_C1_DX1B 7 P3.1/USIC0_SELO01/E\B\U\0\_\R\D\_\N\W\R\/CCU80_CCU80IN1C/USIC0_C1_DX2B/ERU0_0B1 6 P3.2/USB0_DRIVEVBUS/CAN0_TXD0/LEDTS0_COLA/EBU0_CS0/CCU80_CCU80IN0C/ERU0_0A1 5 P3.3/USIC1_SELO11/CCU42_OUT3/SDMMC0_MMC_LED/CCU80_CCU80IN3B/CCU42_IN3A/DSD0_DIN3B/EBU0_WAIT 93 P3.4/USIC2/USIC1/CCU42/DSD0/SDMMC0/CCU80/EBU0 92 P3.5/USIC2/USIC1/CCU42/USIC0/SDMMC0/EBU0/ERU0 91 P3.6/USIC2/USIC1/CCU42/USIC0/SDMMC0/EBU0/ERU0 90 P4.0/DSD0/SDMMC0/EBU0/USIC0/USIC2/USIC1 85 P4.1/USIC2/USIC1/DSD0/USIC0/SDMMC0/EBU0 84 P5.0/USIC2/DSD0/CCU81/USIC0/ETH0 58 P5.1/USIC0/DSD0/CCU81/USIC2/ETH0 57 P5.2/USIC2_SCLKOUT0/CCU81_OUT32/CCU81_CCU81IN1B/USIC2_C0_DX1A/ETH0_ETH0_CRS_DVD 56 P5.7/CCU81_OUT20/LEDTS0_COLA/USIC2_DOUT20/USIC2_C0_HWIN2 55 HIB_IO_0 14 HIB_IO_1 13 P2.0/CCU81/DSD0/LEDTS0/ETH0/EBU0/CCU40/ERU0 52 P2.1/CCU81/DSD0/LEDTS0/CPU0/EBU0/CCU40/ERU1/ETH0 51 P2.2/VADC0/CCU81/CCU41/LEDTS0/EBU0/USIC0/ERU0/ETH0 50 P2.3/VADC0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0/ETH0 49 P2.4/VADC0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0/ETH0 48 P2.5/ETH0/USIC0/CCU41/LEDTS0/EBU0/POSIF1/ERU0 47 P2.6/USIC2/CCU80/LEDTS0/CAN0/CCU40/DSD0/ERU0 54 P2.7/ETH0_MDC/CAN0_TXD1/CCU80_OUT30/LEDTS0_COL2/CCU40_IN2C/DSD0_DIN0B/ERU1_1B0 53 P2.8/ETH0/CCU80/LEDTS0/EBU0/DAC0/CCU40 46 P2.9/ETH0/CCU80/LEDTS0/EBU0/DAC0/CCU41 45 P2.10/VADC0_EMUX0_IN1/CPU0_DB_ETM_TRACEDATA3/EBU0_AD28/EBU0_D28 44 P2.14/VADC0/USIC1/CCU80/CPU0/EBU0/CCU43 41 P2.15/VADC0/CCU80/LEDTS0/EBU0/USIC1/CCU42/ETH0 40 P3.0/USIC2_SELO01/USIC0_SCLKOUT1/CCU42_OUT0/EBU0_RD/CCU80_CCU80IN2C/CCU81_CCU81IN0C/USIC0_C1_DX1B 7 P3.1/USIC0_SELO01/E\B\U\0\_\R\D\_\N\W\R\/CCU80_CCU80IN1C/USIC0_C1_DX2B/ERU0_0B1 6 P3.2/USB0_DRIVEVBUS/CAN0_TXD0/LEDTS0_COLA/EBU0_CS0/CCU80_CCU80IN0C/ERU0_0A1 5 P3.3/USIC1_SELO11/CCU42_OUT3/SDMMC0_MMC_LED/CCU80_CCU80IN3B/CCU42_IN3A/DSD0_DIN3B/EBU0_WAIT 93 P3.4/USIC2/USIC1/CCU42/DSD0/SDMMC0/CCU80/EBU0 92 P3.5/USIC2/USIC1/CCU42/USIC0/SDMMC0/EBU0/ERU0 91 P3.6/USIC2/USIC1/CCU42/USIC0/SDMMC0/EBU0/ERU0 90 P4.0/DSD0/SDMMC0/EBU0/USIC0/USIC2/USIC1 85 P4.1/USIC2/USIC1/DSD0/USIC0/SDMMC0/EBU0 84 P5.0/USIC2/DSD0/CCU81/USIC0/ETH0 58 P5.1/USIC0/DSD0/CCU81/USIC2/ETH0 57 P5.2/USIC2_SCLKOUT0/CCU81_OUT32/CCU81_CCU81IN1B/USIC2_C0_DX1A/ETH0_ETH0_CRS_DVD 56 P5.7/CCU81_OUT20/LEDTS0_COLA/USIC2_DOUT20/USIC2_C0_HWIN2 55 HIB_IO_0 14 HIB_IO_1 13
INFINEON XMC4500F100
Part ID
INFINEON XMC4500F100
Comment
*
Attributes
Designator
IC?
Comment
*