Create PCB - LEADED - SOP - TI VSSOP-10 DGS.PcbLib

Browse Source

...

This commit is contained in:

Mark 2023-08-20 20:41:49 +01:00

parent 2c9ec0259f

commit 50c472ed6e

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

footprints/Leaded - SOP/PCB - LEADED - SOP - TI VSSOP-10 DGS.PcbLib

Normal file

Show: Full Diff

Full Diff

Added or Changed

Removed

No Diff

View File

LOADING design file

empty