7
mirror of https://github.com/issus/altium-library.git synced 2025-04-15 06:49:01 +00:00

Create symbols/MCU - NUVOTON/SCH - MCU - NUVOTON - NUVOTON M030FD2AE.SchLib

This commit is contained in:
Mark 2022-05-06 04:06:50 +01:00
parent e8fa5caf2d
commit b86c087103

View File

Name
Comment
Description
Thumbnail
NUVOTON M030FD2AE
*
LDO_CAP 2 VSS 1 VDD 3 AVDD 7 nRESET 18 PA.0/QSPI0_MOSI0/SPI0_MOSI/UART0_RXD/BPWM0_CH0 17 PA.1/QSPI0_MISO0/SPI0_MISO/UART0_TXD/USCI1_CLK/BPWM0_CH1 16 PA.2/QSPI0_CLK/SPI0_CLK/USCI1_DAT0/BPWM0_CH2 15 PA.3/QSPI0_SS/SPI0_SS/USCI1_DAT1/BPWM0_CH3/CLKO 14 PB.2/ADC0_CH2/USCI1_DAT0/TM3/INT3 11 PB.3/ADC0_CH3/USCI1_DAT1/TM2/INT2 10 PB.4/ADC0_CH4/USCI1_CTL1/TM1/INT1 9 PB.5/ADC0_CH5/USCI1_CTL0/TM0/INT0 8 PB.12/ADC0_CH12/SPI0_MOSI/USCI0_CLK/UART0_RXD/BPWM0_CH0/TM3_EXT 6 PB.13/ADC0_CH13/SPI0_MISO/USCI0_DAT0/UART0_TXD/BPWM0_CH1/TM2_EXT 5 PB.14/ADC0_CH14/SPI0_CLK/USCI0_DAT1/UART0_nRTS/BPWM1_CH5/BPWM0_CH2/TM1_EXT/CLKO 4 PF.0/ICE_DAT 19 PF.1/ICE_CLK 20 PF.2/UART0_RXD/QSPI0_CLK/BPWM1_CH1/USCI1_CTL1 13 PF.3/UART0_TXD/BPWM1_CH0/USCI1_CTL0 12 LDO_CAP 2 VSS 1 VDD 3 AVDD 7 nRESET 18 PA.0/QSPI0_MOSI0/SPI0_MOSI/UART0_RXD/BPWM0_CH0 17 PA.1/QSPI0_MISO0/SPI0_MISO/UART0_TXD/USCI1_CLK/BPWM0_CH1 16 PA.2/QSPI0_CLK/SPI0_CLK/USCI1_DAT0/BPWM0_CH2 15 PA.3/QSPI0_SS/SPI0_SS/USCI1_DAT1/BPWM0_CH3/CLKO 14 PB.2/ADC0_CH2/USCI1_DAT0/TM3/INT3 11 PB.3/ADC0_CH3/USCI1_DAT1/TM2/INT2 10 PB.4/ADC0_CH4/USCI1_CTL1/TM1/INT1 9 PB.5/ADC0_CH5/USCI1_CTL0/TM0/INT0 8 PB.12/ADC0_CH12/SPI0_MOSI/USCI0_CLK/UART0_RXD/BPWM0_CH0/TM3_EXT 6 PB.13/ADC0_CH13/SPI0_MISO/USCI0_DAT0/UART0_TXD/BPWM0_CH1/TM2_EXT 5 PB.14/ADC0_CH14/SPI0_CLK/USCI0_DAT1/UART0_nRTS/BPWM1_CH5/BPWM0_CH2/TM1_EXT/CLKO 4 PF.0/ICE_DAT 19 PF.1/ICE_CLK 20 PF.2/UART0_RXD/QSPI0_CLK/BPWM1_CH1/USCI1_CTL1 13 PF.3/UART0_TXD/BPWM1_CH0/USCI1_CTL0 12
NUVOTON M030FD2AE
Part ID
NUVOTON M030FD2AE
Comment
*
Attributes
Designator
IC?
Comment
*