AllSpiceMirrors/jellyfish-powersupply
0
Fork 0
mirror of https://gitlab.com/hyperglitch/jellyfish.git synced 2025-04-03 09:46:54 +00:00
Files Issues Releases Activity
2976d52776
jellyfish-powersupply/hw
History
Igor Brkic 2976d52776 full schematic first commit
2024-04-10 11:53:27 +02:00
..
lib full schematic first commit 2024-04-10 11:53:27 +02:00
pdf initial testing revision of the output stage 2023-11-06 15:12:31 +01:00
production/20231026_output_stage initial testing revision of the output stage 2023-11-06 15:12:31 +01:00
adc.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
ads92x4.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
aux_supply.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
connectors.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
current_sense_amp.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
dac.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
dcdc_prereg.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
fp-lib-table initial testing revision of the output stage 2023-11-06 15:12:31 +01:00
fpga.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
iset_dac.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
JellyfishOPP.kicad_pcb full schematic first commit 2024-04-10 11:53:27 +02:00
JellyfishOPP.kicad_prl full schematic first commit 2024-04-10 11:53:27 +02:00
JellyfishOPP.kicad_pro full schematic first commit 2024-04-10 11:53:27 +02:00
JellyfishOPP.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
mcu.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
output_ctrl.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
output_measure.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
output_route.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
output_stage.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
pd_trigger.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
power_data_connectors.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
power_supplies.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
README.md full schematic first commit 2024-04-10 11:53:27 +02:00
sensing.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00
sym-lib-table full schematic first commit 2024-04-10 11:53:27 +02:00
ui.kicad_sch full schematic first commit 2024-04-10 11:53:27 +02:00

README.md

JellyfishOPP hardware design files

This repository contains the hardware design files for the JellyfishOPP project. The hardware design files are created using KiCad.

Status

The development of the device started in October 2023. First version of the complete schematic was finished on April 10th 2024. The PCB layout is currently in progress.

License

SPDX-FileCopyrightText: 2023 Igor Brkic <igor@hyperglitch.com>
SPDX-License-Identifier: CERN-OHL-S-2.0+

You may redistribute and modify this source and make products using it under
the terms of the CERN-OHL-S v2 (https://ohwr.org/cern_ohl_s_v2.txt).

This source is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY,
INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A
PARTICULAR PURPOSE. Please see the CERN-OHL-S v2 for applicable conditions.