AllSpiceMirrors/kicad
7
Fork 0
mirror of https://gitlab.com/kicad/code/kicad.git synced 2025-04-21 00:21:25 +00:00
Files Issues Releases Activity

Demos update

Browse Source
This commit is contained in:
jean-pierre charras 2021-11-21 18:40:36 +01:00
parent 0c32ac2d88
commit 011fad3894
18 changed files with 9615 additions and 9739 deletions

demos/complex_hierarchy/complex_hierarchy.kicad_pcb
View File

LOADING design file

7
demos/complex_hierarchy/complex_hierarchy.kicad_pro
View File

@ -69,6 +69,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
@ -87,6 +88,7 @@
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -113,7 +115,8 @@
"min_through_hole_diameter": 0.508,
"min_track_width": 0.2032,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.889
"min_via_diameter": 0.889,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0
@ -391,7 +394,7 @@
}
],
"meta": {
"version": 1
"version": 2
},
"net_colors": null
},

demos/custom_pads_test/custom_pads_test.kicad_pcb
View File

LOADING design file

demos/ecc83/ecc83-pp.kicad_pcb
View File

LOADING design file

12
demos/ecc83/ecc83-pp.kicad_pro
View File

@ -308,6 +308,7 @@
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
@ -369,7 +370,7 @@
}
],
"meta": {
"version": 0
"version": 2
},
"net_colors": null
},
@ -385,6 +386,7 @@
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_bus_thickness": 12.0,
"default_junction_size": 40.0,
@ -398,20 +400,24 @@
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.3,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.3
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 0
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",

demos/ecc83/ecc83-pp.kicad_sch
View File

LOADING design file

demos/ecc83/ecc83-pp_v2.kicad_pcb
View File

LOADING design file

24
demos/ecc83/ecc83-pp_v2.kicad_pro
View File

@ -69,6 +69,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
@ -87,6 +88,7 @@
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -111,7 +113,8 @@
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997
"min_via_diameter": 0.39999999999999997,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0
@ -308,6 +311,7 @@
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
@ -364,7 +368,7 @@
}
],
"meta": {
"version": 0
"version": 2
},
"net_colors": null
},
@ -380,6 +384,7 @@
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"default_bus_thickness": 12.0,
"default_junction_size": 40.0,
@ -387,20 +392,31 @@
"default_text_size": 50.0,
"default_wire_thickness": 6.0,
"field_names": [],
"intersheets_ref_own_page": false,
"intersheets_ref_prefix": "",
"intersheets_ref_short": false,
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.3,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.3
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 0
"version": 1
},
"net_format_name": "",
"ngspice": {
"fix_include_paths": true,
"fix_passive_vals": false,
"meta": {
"version": 0
},
"model_mode": 0,
"workbook_filename": ""
},
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
@ -410,7 +426,7 @@
},
"sheets": [
[
"388c2d0e-ea8f-4a92-add6-03b9c5f0ccbe",
"e63e39d7-6ac0-4ffd-8aa3-1841a4541b55",
""
]
],

demos/ecc83/ecc83-pp_v2.kicad_sch
View File

LOADING design file

demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.kicad_pcb
View File

LOADING design file

6
demos/kit-dev-coldfire-xilinx_5213/kit-dev-coldfire-xilinx_5213.kicad_pro
View File

@ -69,6 +69,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
@ -87,6 +88,7 @@
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -326,7 +328,7 @@
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"multiple_net_names": "warning",
"multiple_net_names": "ignore",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
"no_connect_dangling": "warning",
@ -392,7 +394,7 @@
}
],
"meta": {
"version": 1
"version": 2
},
"net_colors": null
},

2
demos/microwave/microwave.kicad_pro
View File

@ -245,7 +245,7 @@
}
],
"meta": {
"version": 0
"version": 2
},
"net_colors": null
},

demos/sonde xilinx/sonde xilinx.kicad_pcb
View File

LOADING design file

7
demos/sonde xilinx/sonde xilinx.kicad_pro
View File

@ -69,6 +69,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
@ -87,6 +88,7 @@
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -113,7 +115,8 @@
"min_through_hole_diameter": 0.508,
"min_track_width": 0.2032,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.889
"min_via_diameter": 0.889,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0,
@ -368,7 +371,7 @@
}
],
"meta": {
"version": 0
"version": 2
},
"net_colors": null
},

demos/sonde xilinx/sonde xilinx.kicad_sch
View File

LOADING design file

5
demos/test_xil_95108/carte_test.kicad_pro
View File

@ -69,6 +69,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
@ -87,6 +88,7 @@
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -113,7 +115,8 @@
"min_through_hole_diameter": 0.508,
"min_track_width": 0.254,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.889
"min_via_diameter": 0.889,
"use_height_for_length_calcs": true
},
"track_widths": [
0.0,

demos/video/video.kicad_pcb
View File

LOADING design file

3
demos/video/video.kicad_pro
View File

@ -85,9 +85,10 @@
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_over_copper": "error",
"silk_over_copper": "ignore",
"silk_overlap": "error",
"skew_out_of_range": "error",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",