7
mirror of https://gitlab.com/kicad/code/kicad.git synced 2025-04-20 00:21:31 +00:00

Demos update.

This commit is contained in:
jean-pierre charras 2022-09-02 14:45:01 +02:00
parent ad45b81dee
commit 51a84cb8d5
32 changed files with 6957 additions and 5610 deletions

View File

LOADING design file

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
@ -379,13 +380,6 @@
"microvia_diameter": 0.508,
"microvia_drill": 0.2032,
"name": "power",
"nets": [
"-VAA",
"/12Vext",
"GND",
"HT",
"VCC"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.6,
@ -395,9 +389,32 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": [
{
"netclass": "power",
"pattern": "-VAA"
},
{
"netclass": "power",
"pattern": "/12Vext"
},
{
"netclass": "power",
"pattern": "GND"
},
{
"netclass": "power",
"pattern": "HT"
},
{
"netclass": "power",
"pattern": "VCC"
}
]
},
"pcbnew": {
"last_paths": {
@ -451,6 +468,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
@ -62,31 +63,45 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "ignore",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_type_mismatch": "warning",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "ignore",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"overlapping_pads": "warning",
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -94,7 +109,6 @@
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rules": {
@ -102,17 +116,63 @@
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.01,
"min_hole_clearance": 0.0,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.7999999999999999,
"min_text_thickness": 0.12,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_diameter": 0.39999999999999997
"min_via_diameter": 0.39999999999999997,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 5,
"td_on_pad_in_zone": false,
"td_onpadsmd": true,
"td_onroundshapesonly": false,
"td_ontrackend": false,
"td_onviapad": true
}
],
"teardrop_parameters": [
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0
],
@ -366,9 +426,11 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -421,6 +483,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.381,
@ -427,9 +428,11 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -482,6 +485,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.381,
@ -62,6 +63,7 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "ignore",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
@ -70,6 +72,7 @@
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
@ -113,6 +116,7 @@
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.19999999999999998,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.01,
"min_hole_clearance": 0.0,
"min_hole_to_hole": 0.25,
@ -422,9 +426,11 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -440,6 +446,8 @@
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_bus_thickness": 12.0,
"default_junction_size": 40.0,
"default_line_thickness": 6.0,
@ -475,6 +483,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.049999999999999996,
@ -117,7 +118,8 @@
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
@ -300,6 +302,7 @@
],
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
@ -356,9 +359,11 @@
}
],
"meta": {
"version": 0
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -372,7 +377,10 @@
"page_layout_descr_file": ""
},
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_bus_thickness": 12.0,
"default_junction_size": 40.0,
"default_line_thickness": 6.0,
@ -385,13 +393,14 @@
"intersheets_ref_show": false,
"intersheets_ref_suffix": "",
"junction_size_choice": 3,
"label_size_ratio": 0.3,
"pin_symbol_size": 25.0,
"text_offset_ratio": 0.3
},
"legacy_lib_dir": "",
"legacy_lib_list": [],
"meta": {
"version": 0
"version": 1
},
"net_format_name": "",
"ngspice": {
@ -404,6 +413,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

@ -5,4 +5,6 @@
(lib (name "Package_DIP")(type "KiCad")(uri "$(KICAD6_FOOTPRINT_DIR)/Package_DIP.pretty")(options "")(descr ""))
(lib (name "Capacitor_THT")(type "KiCad")(uri "$(KICAD6_FOOTPRINT_DIR)/Capacitor_THT.pretty")(options "")(descr ""))
(lib (name "Connector_PinHeader_2.54mm")(type "KiCad")(uri "${KICAD6_FOOTPRINT_DIR}/Connector_PinHeader_2.54mm.pretty")(options "")(descr ""))
(lib (name "Resistor_THT")(type "KiCad")(uri "${KICAD6_FOOTPRINT_DIR}/Resistor_THT.pretty")(options "")(descr ""))
(lib (name "LED_THT")(type "KiCad")(uri "${KICAD6_FOOTPRINT_DIR}/LED_THT.pretty")(options "")(descr ""))
)

View File

LOADING design file

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.127,
@ -62,31 +63,45 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "ignore",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_type_mismatch": "warning",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"npth_inside_courtyard": "ignore",
"overlapping_pads": "warning",
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "error",
"silk_overlap": "error",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
"track_width": "error",
@ -94,7 +109,6 @@
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rules": {
@ -102,19 +116,64 @@
"allow_microvias": false,
"max_error": 0.01,
"min_clearance": 0.0,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.0,
"min_hole_clearance": 0.0,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.5,
"min_microvia_drill": 0.127,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.7999999999999999,
"min_text_thickness": 0.12,
"min_through_hole_diameter": 0.5,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_via_annulus": 0.05,
"min_via_diameter": 0.8999999999999999,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 5,
"td_on_pad_in_zone": false,
"td_onpadsmd": true,
"td_onroundshapesonly": false,
"td_ontrackend": false,
"td_onviapad": true
}
],
"teardrop_parameters": [
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0,
0.381,
@ -133,7 +192,8 @@
"zones_allow_external_fillets": true,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
@ -386,10 +446,6 @@
"microvia_diameter": 0.5,
"microvia_drill": 0.127,
"name": "Power",
"nets": [
"GND",
"VCC"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.5,
@ -399,9 +455,20 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": [
{
"netclass": "Power",
"pattern": "GND"
},
{
"netclass": "Power",
"pattern": "VCC"
}
]
},
"pcbnew": {
"last_paths": {
@ -418,6 +485,8 @@
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_bus_thickness": 12.0,
"default_junction_size": 32.0,
"default_line_thickness": 6.0,
@ -453,6 +522,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

@ -1,26 +1,38 @@
(module "BUS_PC" (layer "F.Cu") (tedit 5FA91457)
(footprint "BUS_PC" (version 20220818) (generator pcbnew)
(layer "F.Cu")
(descr "Connecteur Bus PC 8 bits")
(tags "CONN PC ISA")
(attr through_hole)
(attr exclude_from_pos_files exclude_from_bom)
(fp_text reference "BUS1" (at -4.2 -6.8) (layer "F.SilkS") hide
(effects (font (size 1.524 1.524) (thickness 0.3048)))
(effects (font (size 1.524 1.524) (thickness 0.3048)))
(tstamp 6625e970-b97a-4d1b-b1cf-65b2e9671964)
)
(fp_text value "BUSPC" (at -16.4 -7) (layer "F.SilkS")
(effects (font (size 1.524 1.524) (thickness 0.3048)))
(effects (font (size 1.524 1.524) (thickness 0.3048)))
(tstamp bcf5c4e4-b006-478a-b74c-ae90323897bd)
)
(fp_line (start 40.64 -5.08) (end 40.64 3.81) (layer "F.SilkS") (width 0.3048) (tstamp 8a75afc3-7ca7-4dd9-874f-c49ae25a275f))
(fp_line (start -40.64 -5.08) (end 40.64 -5.08) (layer "F.SilkS") (width 0.3048) (tstamp b11d26ef-fe10-4a24-8139-ee1a2174b4fd))
(fp_line (start -40.64 3.81) (end -40.64 -5.08) (layer "F.SilkS") (width 0.3048) (tstamp f3743b67-5b61-4d0a-a064-e71686c4a242))
(fp_line (start 40 4) (end -40 4) (layer "B.CrtYd") (width 0.15) (tstamp 11ce6646-d73f-453e-9db1-130a63975648))
(fp_line (start -40 -5) (end 40 -5) (layer "B.CrtYd") (width 0.15) (tstamp 789bd893-245e-4494-a367-fa786a35dbc5))
(fp_line (start -40 4) (end -40 -5) (layer "B.CrtYd") (width 0.15) (tstamp b40ef97a-74bc-4842-a62f-aa0776fc9e1c))
(fp_line (start 40 -5) (end 40 4) (layer "B.CrtYd") (width 0.15) (tstamp f4116298-8404-47e7-a34c-219947cd61a4))
(fp_line (start -40 4) (end -40 -5) (layer "F.CrtYd") (width 0.15) (tstamp 5133efdb-b90f-47de-b6d7-ff039e6fe8e1))
(fp_line (start -40 -5) (end 40 -5) (layer "F.CrtYd") (width 0.15) (tstamp 7997d174-64d7-441d-87ff-dbeeecf02320))
(fp_line (start 40 -5) (end 40 4) (layer "F.CrtYd") (width 0.15) (tstamp d1b7ebba-7a5f-4e73-aee4-345641788990))
(fp_line (start 40 4) (end -40 4) (layer "F.CrtYd") (width 0.15) (tstamp e2bfff4c-a85c-4d30-96e5-22bd24a0063a))
(fp_line (start -40.64 -5.08) (end 40.64 -5.08)
(stroke (width 0.3048) (type solid)) (layer "F.SilkS") (tstamp b11d26ef-fe10-4a24-8139-ee1a2174b4fd))
(fp_line (start -40.64 3.81) (end -40.64 -5.08)
(stroke (width 0.3048) (type solid)) (layer "F.SilkS") (tstamp f3743b67-5b61-4d0a-a064-e71686c4a242))
(fp_line (start 40.64 -5.08) (end 40.64 3.81)
(stroke (width 0.3048) (type solid)) (layer "F.SilkS") (tstamp 8a75afc3-7ca7-4dd9-874f-c49ae25a275f))
(fp_line (start -40 -5) (end 40 -5)
(stroke (width 0.15) (type solid)) (layer "B.CrtYd") (tstamp 789bd893-245e-4494-a367-fa786a35dbc5))
(fp_line (start -40 4) (end -40 -5)
(stroke (width 0.15) (type solid)) (layer "B.CrtYd") (tstamp b40ef97a-74bc-4842-a62f-aa0776fc9e1c))
(fp_line (start 40 -5) (end 40 4)
(stroke (width 0.15) (type solid)) (layer "B.CrtYd") (tstamp f4116298-8404-47e7-a34c-219947cd61a4))
(fp_line (start 40 4) (end -40 4)
(stroke (width 0.15) (type solid)) (layer "B.CrtYd") (tstamp 11ce6646-d73f-453e-9db1-130a63975648))
(fp_line (start -40 -5) (end 40 -5)
(stroke (width 0.15) (type solid)) (layer "F.CrtYd") (tstamp 7997d174-64d7-441d-87ff-dbeeecf02320))
(fp_line (start -40 4) (end -40 -5)
(stroke (width 0.15) (type solid)) (layer "F.CrtYd") (tstamp 5133efdb-b90f-47de-b6d7-ff039e6fe8e1))
(fp_line (start 40 -5) (end 40 4)
(stroke (width 0.15) (type solid)) (layer "F.CrtYd") (tstamp d1b7ebba-7a5f-4e73-aee4-345641788990))
(fp_line (start 40 4) (end -40 4)
(stroke (width 0.15) (type solid)) (layer "F.CrtYd") (tstamp e2bfff4c-a85c-4d30-96e5-22bd24a0063a))
(pad "1" connect rect (at 38.1 0) (size 1.778 7.62) (layers "B.Cu" "B.Mask") (tstamp 801c850a-9a17-446e-be96-bc61a7d93404))
(pad "2" connect rect (at 35.56 0) (size 1.778 7.62) (layers "B.Cu" "B.Mask") (tstamp f8f0ba38-d11f-4204-8f17-8a12e835b2c9))
(pad "3" connect rect (at 33.02 0) (size 1.778 7.62) (layers "B.Cu" "B.Mask") (tstamp 744c7761-3add-4e27-aacd-4663320ec8a1))

View File

@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.09999999999999999,
@ -357,9 +358,11 @@
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": []
},
"pcbnew": {
"last_paths": {
@ -412,6 +415,8 @@
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_external_command": "spice \"%I\"",
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

Some files were not shown because too many files have changed in this diff Show More