mirror of
https://gitlab.com/kicad/code/kicad.git
synced 2024-11-22 05:55:03 +00:00
a9f35ba42e
The connectivity routine would consider symbols, overwriting unused subgraphs for pins that were not in the change list. This is resolved by updating the full connectivity to only use pins in the graph since symbols are not connected independently. In the process of adding QA tests for this change, additional issues with the schematic QA were discovered. Specifically, we were not properly setting the root sheet UUID. This was partially masked by a const_cast setting of the RefDes in sch_symbol when called the RefDes getter. This exposed the fact that our QA ERC numbers did not match the schematic editor stand alone ERC numbers. So the test value for one check needed to be updated Fixes https://gitlab.com/kicad/code/kicad/-/issues/17528
424 lines
8.2 KiB
Plaintext
424 lines
8.2 KiB
Plaintext
{
|
|
"board": {
|
|
"3dviewports": [],
|
|
"design_settings": {
|
|
"defaults": {
|
|
"board_outline_line_width": 0.1,
|
|
"copper_line_width": 0.2,
|
|
"copper_text_size_h": 1.5,
|
|
"copper_text_size_v": 1.5,
|
|
"copper_text_thickness": 0.3,
|
|
"other_line_width": 0.15,
|
|
"silk_line_width": 0.15,
|
|
"silk_text_size_h": 1.0,
|
|
"silk_text_size_v": 1.0,
|
|
"silk_text_thickness": 0.15
|
|
},
|
|
"diff_pair_dimensions": [],
|
|
"drc_exclusions": [],
|
|
"rules": {
|
|
"min_copper_edge_clearance": 0.0,
|
|
"solder_mask_clearance": 0.0,
|
|
"solder_mask_min_width": 0.0
|
|
},
|
|
"track_widths": [],
|
|
"via_dimensions": []
|
|
},
|
|
"ipc2581": {
|
|
"dist": "",
|
|
"distpn": "",
|
|
"internal_id": "",
|
|
"mfg": "",
|
|
"mpn": ""
|
|
},
|
|
"layer_presets": [],
|
|
"viewports": []
|
|
},
|
|
"boards": [],
|
|
"cvpcb": {
|
|
"equivalence_files": []
|
|
},
|
|
"erc": {
|
|
"erc_exclusions": [],
|
|
"meta": {
|
|
"version": 0
|
|
},
|
|
"pin_map": [
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
1,
|
|
0,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
1,
|
|
2,
|
|
1,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
0,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
1,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
1,
|
|
2,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
0,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
0,
|
|
2,
|
|
1,
|
|
1,
|
|
0,
|
|
0,
|
|
1,
|
|
0,
|
|
2,
|
|
0,
|
|
0,
|
|
2
|
|
],
|
|
[
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2,
|
|
2
|
|
]
|
|
],
|
|
"rule_severities": {
|
|
"bus_definition_conflict": "error",
|
|
"bus_entry_needed": "error",
|
|
"bus_label_syntax": "error",
|
|
"bus_to_bus_conflict": "error",
|
|
"bus_to_net_conflict": "error",
|
|
"conflicting_netclasses": "error",
|
|
"different_unit_footprint": "error",
|
|
"different_unit_net": "error",
|
|
"duplicate_reference": "error",
|
|
"duplicate_sheet_names": "error",
|
|
"endpoint_off_grid": "warning",
|
|
"extra_units": "error",
|
|
"footprint_link_issues": "warning",
|
|
"global_label_dangling": "warning",
|
|
"hier_label_mismatch": "error",
|
|
"label_dangling": "error",
|
|
"lib_symbol_issues": "warning",
|
|
"lib_symbol_mismatch": "warning",
|
|
"missing_bidi_pin": "warning",
|
|
"missing_input_pin": "warning",
|
|
"missing_power_pin": "error",
|
|
"missing_unit": "warning",
|
|
"multiple_net_names": "warning",
|
|
"net_not_bus_member": "warning",
|
|
"no_connect_connected": "warning",
|
|
"no_connect_dangling": "warning",
|
|
"pin_not_connected": "error",
|
|
"pin_not_driven": "error",
|
|
"pin_to_pin": "warning",
|
|
"power_pin_not_driven": "error",
|
|
"similar_labels": "warning",
|
|
"simulation_model_issue": "ignore",
|
|
"single_global_label": "ignore",
|
|
"unannotated": "error",
|
|
"unit_value_mismatch": "error",
|
|
"unresolved_variable": "error",
|
|
"wire_dangling": "error"
|
|
}
|
|
},
|
|
"libraries": {
|
|
"pinned_footprint_libs": [],
|
|
"pinned_symbol_libs": []
|
|
},
|
|
"meta": {
|
|
"filename": "issue13591.kicad_pro",
|
|
"version": 1
|
|
},
|
|
"net_settings": {
|
|
"classes": [
|
|
{
|
|
"bus_width": 12,
|
|
"clearance": 0.2,
|
|
"diff_pair_gap": 0.25,
|
|
"diff_pair_via_gap": 0.25,
|
|
"diff_pair_width": 0.2,
|
|
"line_style": 0,
|
|
"microvia_diameter": 0.3,
|
|
"microvia_drill": 0.1,
|
|
"name": "Default",
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
|
"track_width": 0.25,
|
|
"via_diameter": 0.8,
|
|
"via_drill": 0.4,
|
|
"wire_width": 6
|
|
}
|
|
],
|
|
"meta": {
|
|
"version": 3
|
|
},
|
|
"net_colors": null,
|
|
"netclass_assignments": {
|
|
"Net-(D1-A)": "",
|
|
"Net-(R1-Pad1)": ""
|
|
},
|
|
"netclass_patterns": []
|
|
},
|
|
"pcbnew": {
|
|
"last_paths": {
|
|
"gencad": "",
|
|
"idf": "",
|
|
"netlist": "",
|
|
"plot": "",
|
|
"pos_files": "",
|
|
"specctra_dsn": "",
|
|
"step": "",
|
|
"svg": "",
|
|
"vrml": ""
|
|
},
|
|
"page_layout_descr_file": ""
|
|
},
|
|
"schematic": {
|
|
"annotate_start_num": 0,
|
|
"bom_fmt_presets": [],
|
|
"bom_fmt_settings": {
|
|
"field_delimiter": ",",
|
|
"keep_line_breaks": false,
|
|
"keep_tabs": false,
|
|
"name": "CSV",
|
|
"ref_delimiter": ",",
|
|
"ref_range_delimiter": "",
|
|
"string_delimiter": "\""
|
|
},
|
|
"bom_presets": [],
|
|
"bom_settings": {
|
|
"exclude_dnp": false,
|
|
"fields_ordered": [
|
|
{
|
|
"group_by": false,
|
|
"label": "Reference",
|
|
"name": "Reference",
|
|
"show": true
|
|
},
|
|
{
|
|
"group_by": true,
|
|
"label": "Value",
|
|
"name": "Value",
|
|
"show": true
|
|
},
|
|
{
|
|
"group_by": false,
|
|
"label": "Datasheet",
|
|
"name": "Datasheet",
|
|
"show": true
|
|
},
|
|
{
|
|
"group_by": false,
|
|
"label": "Footprint",
|
|
"name": "Footprint",
|
|
"show": true
|
|
},
|
|
{
|
|
"group_by": false,
|
|
"label": "Qty",
|
|
"name": "${QUANTITY}",
|
|
"show": true
|
|
},
|
|
{
|
|
"group_by": true,
|
|
"label": "DNP",
|
|
"name": "${DNP}",
|
|
"show": true
|
|
}
|
|
],
|
|
"filter_string": "",
|
|
"group_symbols": true,
|
|
"name": "Grouped By Value",
|
|
"sort_asc": true,
|
|
"sort_field": "Reference"
|
|
},
|
|
"connection_grid_size": 50.0,
|
|
"drawing": {
|
|
"dashed_lines_dash_length_ratio": 12.0,
|
|
"dashed_lines_gap_length_ratio": 3.0,
|
|
"default_line_thickness": 6.0,
|
|
"default_text_size": 50.0,
|
|
"field_names": [],
|
|
"intersheets_ref_own_page": false,
|
|
"intersheets_ref_prefix": "",
|
|
"intersheets_ref_short": false,
|
|
"intersheets_ref_show": false,
|
|
"intersheets_ref_suffix": "",
|
|
"junction_size_choice": 3,
|
|
"label_size_ratio": 0.375,
|
|
"operating_point_overlay_i_precision": 3,
|
|
"operating_point_overlay_i_range": "~A",
|
|
"operating_point_overlay_v_precision": 3,
|
|
"operating_point_overlay_v_range": "~V",
|
|
"overbar_offset_ratio": 1.23,
|
|
"pin_symbol_size": 25.0,
|
|
"text_offset_ratio": 0.15
|
|
},
|
|
"legacy_lib_dir": "",
|
|
"legacy_lib_list": [],
|
|
"meta": {
|
|
"version": 1
|
|
},
|
|
"net_format_name": "",
|
|
"ngspice": {
|
|
"fix_include_paths": true,
|
|
"fix_passive_vals": true,
|
|
"meta": {
|
|
"version": 0
|
|
},
|
|
"model_mode": 2,
|
|
"workbook_filename": "sim2_V6.wbk"
|
|
},
|
|
"page_layout_descr_file": "",
|
|
"plot_directory": "",
|
|
"spice_adjust_passive_values": false,
|
|
"spice_current_sheet_as_root": false,
|
|
"spice_external_command": "spice \"%I\"",
|
|
"spice_model_current_sheet_as_root": true,
|
|
"spice_save_all_currents": false,
|
|
"spice_save_all_dissipations": false,
|
|
"spice_save_all_voltages": false,
|
|
"subpart_first_id": 65,
|
|
"subpart_id_separator": 0
|
|
},
|
|
"sheets": [
|
|
[
|
|
"c320d65b-dd35-489c-9c1b-364c21869ec2",
|
|
""
|
|
]
|
|
],
|
|
"text_variables": {}
|
|
}
|