Fix clearances, fix silk, add vias

Browse Source

...

This commit is contained in:

Solomon Greenberg 2023-06-07 18:47:54 -04:00

parent 62a2a6b3af

commit e10f510845

1 changed files with 31138 additions and 184 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

rev-7/control-stage/control-stage.kicad_pcb

Show: Full Diff

Full Diff

Added or Changed

Removed

No Diff

Filter Diff  

Select All

Select None

---

(No Changes)

Layers

Select All

Select None

---

View File

empty

LOADING design file