mirror of
https://github.com/uw-midsun/hardware.git
synced 2025-04-25 00:06:04 +00:00
HW-127 GPS Board (#88)
* HW-84 first commit. * HW-84 Center Console Rev3 shcematic complete for design without rPi. Need regulator to add rPi. parts added to library: 8channel logic driver 16 & 4 pin micro-fit connectors 1 channel schmitt trigger net tie * HW-84 Center Console Library additions: Regulator, 47uF CAP, 3.3uH ind Schematic is essentially complete, some weird issue with footprints on U2 and U5...? * same as prev commit * HW-84 Center Console First draft of board layout. Routing still needs to be done. * HW-84 Center Console Rev 3 - Completed preliminary routing (11/126 nets remaining) TODO - Finish routing for the regulator - Consider PDN for 5V rail - Optimize i2c/UART routing - Add Pi model to check for clearance (battery) Library Changes - Added FAN AXIAL 30x10mm * HW-127 GPS Board Library additions: Footprint and schematic fixes for SD card reader and GPS module Schematic complete. Layout complete, routing may need to be fixed. (Taiping standard) * Generated gerbers * HW-127 GPS Board - Renamed everything to GPS Board - Generated output files * HW-127 GPS BOARD - added footprints to master
This commit is contained in:
Mena Labib
jamesjylin
parent
4bf4f6b9b0
commit
96d2be0d87
MSXII_Center_Console
Carrier_Board_Template.PcbDocCarrier_Board_Template.PrjPcbCarrier_Board_Template.RULCenter Console.SchDocController_Board_Interface.SchDocController_Interface.SchDocIO_Expanders.SchDocbuttons.SchDocconnectors.SchDocleds.SchDocold_Controller_Interface.SchDocold_IO_Expanders.SchDocrPi.SchDoc
MSXII_GPS_Board
GPS Board.PcbDocGPS Board.PrjPcbGPS Board.SchDoc
Project Outputs for Carrier_Board_Template
Fabrication Files
Carrier_Board_Template_ProjectRevision-macro.APR_LIBCarrier_Board_Template_ProjectRevision.DRRCarrier_Board_Template_ProjectRevision.EXTREPCarrier_Board_Template_ProjectRevision.GBLCarrier_Board_Template_ProjectRevision.GBOCarrier_Board_Template_ProjectRevision.GBPCarrier_Board_Template_ProjectRevision.GBSCarrier_Board_Template_ProjectRevision.GKOCarrier_Board_Template_ProjectRevision.GM1Carrier_Board_Template_ProjectRevision.GM13Carrier_Board_Template_ProjectRevision.GM15Carrier_Board_Template_ProjectRevision.GM3Carrier_Board_Template_ProjectRevision.GPBCarrier_Board_Template_ProjectRevision.GPTCarrier_Board_Template_ProjectRevision.GTLCarrier_Board_Template_ProjectRevision.GTOCarrier_Board_Template_ProjectRevision.GTPCarrier_Board_Template_ProjectRevision.GTSCarrier_Board_Template_ProjectRevision.LDPCarrier_Board_Template_ProjectRevision.RULCarrier_Board_Template_ProjectRevision.TXTCarrier_Board_Template_ProjectRevision.aprGPS Rev 1.zip
Status Report.TxtProject Outputs for GPS Board
Fabrication Files
GPS Board_1.0.DRRGPS Board_1.0.EXTREPGPS Board_1.0.GBLGPS Board_1.0.GBSGPS Board_1.0.GKOGPS Board_1.0.GM1GPS Board_1.0.GM13GPS Board_1.0.GM15GPS Board_1.0.GPBGPS Board_1.0.GPTGPS Board_1.0.GTLGPS Board_1.0.GTOGPS Board_1.0.GTPGPS Board_1.0.GTSGPS Board_1.0.LDPGPS Board_1.0.RULGPS Board_1.0.TXTGPS Board_1.0.aprGPS Board_1.APR_LIB
GPS Board_1.0.PDFGPS Board_1.0.stepGPS Board_1.0.xlsxStatus Report.Txtaltium-lib
LOADING design file
1780
MSXII_Center_Console/Carrier_Board_Template.PrjPcb
Normal file
1780
MSXII_Center_Console/Carrier_Board_Template.PrjPcb
Normal file
File diff suppressed because it is too large
Load Diff
39
MSXII_Center_Console/Carrier_Board_Template.RUL
Normal file
39
MSXII_Center_Console/Carrier_Board_Template.RUL
Normal file
@ -0,0 +1,39 @@
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=Clearance|NETSCOPE=DifferentNets|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=Clearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=GHWBJBLG|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=6mil|GENERICCLEARANCE=6mil|OBJECTCLEARANCES= ¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=Width|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=Width|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=JMGPLDQP|DEFINEDBYLOGICALDOCUMENT=FALSE|MAXLIMIT=100mil|MINLIMIT=6mil|PREFEREDWIDTH=10mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=PlaneConnect|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=PlaneConnect|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=SNJDHNAH|DEFINEDBYLOGICALDOCUMENT=FALSE|PLANECONNECTSTYLE=Relief|RELIEFEXPANSION=20mil|RELIEFENTRIES=4|RELIEFCONDUCTORWIDTH=10mil|RELIEFAIRGAP=10mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=RoutingTopology|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=RoutingTopology|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=JRDDLDRM|DEFINEDBYLOGICALDOCUMENT=FALSE|TOPOLOGY=Shortest¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=RoutingPriority|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=RoutingPriority|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=DNEUCIPB|DEFINEDBYLOGICALDOCUMENT=FALSE|ROUTINGPRIORITY=0¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=RoutingLayers|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=RoutingLayers|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=UPJIDGRH|DEFINEDBYLOGICALDOCUMENT=FALSE|TOP LAYER_V5=TRUE|MID LAYER 1_V5=TRUE|MID LAYER 2_V5=TRUE|MID LAYER 3_V5=TRUE|MID LAYER 4_V5=TRUE|MID LAYER 5_V5=TRUE|MID LAYER 6_V5=TRUE|MID LAYER 7_V5=TRUE|MID LAYER 8_V5=TRUE|MID LAYER 9_V5=TRUE|MID LAYER 10_V5=TRUE|MID LAYER 11_V5=TRUE|MID LAYER 12_V5=TRUE|MID LAYER 13_V5=TRUE|MID LAYER 14_V5=TRUE|MID LAYER 15_V5=TRUE|MID LAYER 16_V5=TRUE|MID LAYER 17_V5=TRUE|MID LAYER 18_V5=TRUE|MID LAYER 19_V5=TRUE|MID LAYER 20_V5=TRUE|MID LAYER 21_V5=TRUE|MID LAYER 22_V5=TRUE|MID LAYER 23_V5=TRUE|MID LAYER 24_V5=TRUE|MID LAYER 25_V5=TRUE|MID LAYER 26_V5=TRUE|MID LAYER 27_V5=TRUE|MID LAYER 28_V5=TRUE|MID LAYER 29_V5=TRUE|MID LAYER 30_V5=TRUE|BOTTOM LAYER_V5=TRUE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=RoutingCorners|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=RoutingCorners|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=KSGKKPSF|DEFINEDBYLOGICALDOCUMENT=FALSE|CORNERSTYLE=45-Degree|MINSETBACK=100mil|MAXSETBACK=100mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=RoutingVias|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=RoutingVias|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=PFYXAFDY|DEFINEDBYLOGICALDOCUMENT=FALSE|HOLEWIDTH=11.811mil|WIDTH=23.622mil|VIASTYLE=Through Hole|MINHOLEWIDTH=11.811mil|MINWIDTH=23.622mil|MAXHOLEWIDTH=28mil|MAXWIDTH=50mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=PlaneClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=PlaneClearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=UPPLLOHV|DEFINEDBYLOGICALDOCUMENT=FALSE|CLEARANCE=20mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=SolderMaskExpansion|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=SolderMaskExpansion|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=UIMGCKGC|DEFINEDBYLOGICALDOCUMENT=FALSE|EXPANSION=4mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=PasteMaskExpansion|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=PasteMaskExpansion|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=SRBHPBHQ|DEFINEDBYLOGICALDOCUMENT=FALSE|EXPANSION=0mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=ShortCircuit|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=ShortCircuit|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=VWMDLFGQ|DEFINEDBYLOGICALDOCUMENT=FALSE|ALLOWED=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=UnRoutedNet|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=UnRoutedNet|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=XRHEBAUU|DEFINEDBYLOGICALDOCUMENT=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=MinimumAnnularRing|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=MinimumAnnularRing|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=NGQNRCVU|DEFINEDBYLOGICALDOCUMENT=FALSE|MINIMUMRING=6mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=PolygonConnect|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=IsPad|SCOPE2EXPRESSION=All|NAME=PolygonConnect|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=KPKHIBJW|DEFINEDBYLOGICALDOCUMENT=FALSE|CONNECTSTYLE=Relief|RELIEFCONDUCTORWIDTH=10mil|RELIEFENTRIES=4|POLYGONRELIEFANGLE=90 Angle|AIRGAPWIDTH=10mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=PolygonConnect|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=Not(IsPad)|SCOPE2EXPRESSION=All|NAME=PolygonConnect_NoThermal|ENABLED=TRUE|PRIORITY=2|COMMENT= |UNIQUEID=YAAETAPU|DEFINEDBYLOGICALDOCUMENT=FALSE|CONNECTSTYLE=Direct|RELIEFCONDUCTORWIDTH=10mil|RELIEFENTRIES=4|POLYGONRELIEFANGLE=90 Angle|AIRGAPWIDTH=10mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=ComponentClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=InComponent('P1')|SCOPE2EXPRESSION=Identifier = 'Controller-Board'|NAME=ComponentClearance_ControllerBoard|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=YLGUASYM|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=0mil|COLLISIONCHECKMODE=3|VERTICALGAP=0mil|SHOWDISTANCES=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=ComponentClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=Identifier = 'Standoff'|SCOPE2EXPRESSION=Identifier = 'Controller-Board'|NAME=ComponentClearance_Standoffs|ENABLED=TRUE|PRIORITY=2|COMMENT= |UNIQUEID=MLWDATED|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=0mil|COLLISIONCHECKMODE=3|VERTICALGAP=0mil|SHOWDISTANCES=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=ComponentClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=ComponentClearance|ENABLED=TRUE|PRIORITY=3|COMMENT= |UNIQUEID=TDTELNDQ|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=10mil|COLLISIONCHECKMODE=3|VERTICALGAP=10mil|SHOWDISTANCES=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=HoleSize|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=HoleSize|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=AJGNYTBT|DEFINEDBYLOGICALDOCUMENT=FALSE|ABSOLUTEVALUES=TRUE|MAXLIMIT=248.0315mil|MINLIMIT=11.811mil|MAXPERCENT=80.000|MINPERCENT=20.000¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FabricationTestpoint|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=FabricationTestpoint|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=AWHBMDGP|DEFINEDBYLOGICALDOCUMENT=FALSE|SIDE=3|TESTPOINTUNDERCOMPONENT=TRUE|MINSIZE=40mil|MAXSIZE=100mil|PREFEREDSIZE=60mil|MINHOLESIZE=0mil|MAXHOLESIZE=40mil|PREFEREDHOLESIZE=32mil|TESTPOINTGRID=1mil|ALLOWSIDETOP=TRUE|ALLOWSIDEBOTTOM=TRUE|USEGRID=TRUE|GRIDTOLERANCE=0.01mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FabricationTestPointUsage|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=FabricationTestPointUsage|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=HJDPIUHK|DEFINEDBYLOGICALDOCUMENT=FALSE|VALID=0|ALLOWMULTIPLE=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=LayerPairs|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=LayerPairs|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=GIEKEPIV|DEFINEDBYLOGICALDOCUMENT=FALSE|ENFORCE=TRUE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FanoutControl|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=IsBGA|SCOPE2EXPRESSION=All|NAME=Fanout_BGA|ENABLED=TRUE|PRIORITY=1|COMMENT=Fanout_BGA (Default Rule)|UNIQUEID=YLGGJQSL|DEFINEDBYLOGICALDOCUMENT=FALSE|BGADIR=Out|BGAVIAMODE=Centered|FANOUTSTYLE=Auto|FANOUTDIRECTION=Alternating|VIAGRID=1mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FanoutControl|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=IsLCC|SCOPE2EXPRESSION=All|NAME=Fanout_LCC|ENABLED=TRUE|PRIORITY=2|COMMENT=Fanout_LCC (Default Rule)|UNIQUEID=LWGVNWEE|DEFINEDBYLOGICALDOCUMENT=FALSE|BGADIR=Out|BGAVIAMODE=Centered|FANOUTSTYLE=Auto|FANOUTDIRECTION=Alternating|VIAGRID=1mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FanoutControl|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=IsSOIC|SCOPE2EXPRESSION=All|NAME=Fanout_SOIC|ENABLED=TRUE|PRIORITY=3|COMMENT=Fanout_SOIC (Default Rule)|UNIQUEID=DIDMOQVO|DEFINEDBYLOGICALDOCUMENT=FALSE|BGADIR=Out|BGAVIAMODE=Centered|FANOUTSTYLE=Auto|FANOUTDIRECTION=Alternating|VIAGRID=1mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FanoutControl|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=(CompPinCount < 5)|SCOPE2EXPRESSION=All|NAME=Fanout_Small|ENABLED=TRUE|PRIORITY=4|COMMENT=Fanout_Small (Default Rule)|UNIQUEID=LIUDJOVE|DEFINEDBYLOGICALDOCUMENT=FALSE|BGADIR=Out|BGAVIAMODE=Centered|FANOUTSTYLE=Auto|FANOUTDIRECTION=OutThenIn|VIAGRID=1mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=FanoutControl|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=Fanout_Default|ENABLED=TRUE|PRIORITY=5|COMMENT=Fanout_Default (Default Rule)|UNIQUEID=MEVSFELT|DEFINEDBYLOGICALDOCUMENT=FALSE|BGADIR=Out|BGAVIAMODE=Centered|FANOUTSTYLE=Auto|FANOUTDIRECTION=Alternating|VIAGRID=1mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=Height|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=Height|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=AWMYQSWH|DEFINEDBYLOGICALDOCUMENT=FALSE|MINHEIGHT=0mil|MAXHEIGHT=1000mil|PREFHEIGHT=500mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=DiffPairsRouting|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=DiffPairsRouting|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=OTWUGAXU|DEFINEDBYLOGICALDOCUMENT=FALSE|MAXLIMIT=10mil|MINLIMIT=10mil|MOSTFREQGAP=10mil|TOPLAYER_MINWIDTH=15mil|TOPLAYER_MAXWIDTH=15mil|TOPLAYER_PREFWIDTH=15mil|MIDLAYER1_MINWIDTH=15mil|MIDLAYER1_MAXWIDTH=15mil|MIDLAYER1_PREFWIDTH=15mil|MIDLAYER2_MINWIDTH=15mil|MIDLAYER2_MAXWIDTH=15mil|MIDLAYER2_PREFWIDTH=15mil|MIDLAYER3_MINWIDTH=15mil|MIDLAYER3_MAXWIDTH=15mil|MIDLAYER3_PREFWIDTH=15mil|MIDLAYER4_MINWIDTH=15mil|MIDLAYER4_MAXWIDTH=15mil|MIDLAYER4_PREFWIDTH=15mil|MIDLAYER5_MINWIDTH=15mil|MIDLAYER5_MAXWIDTH=15mil|MIDLAYER5_PREFWIDTH=15mil|MIDLAYER6_MINWIDTH=15mil|MIDLAYER6_MAXWIDTH=15mil|MIDLAYER6_PREFWIDTH=15mil|MIDLAYER7_MINWIDTH=15mil|MIDLAYER7_MAXWIDTH=15mil|MIDLAYER7_PREFWIDTH=15mil|MIDLAYER8_MINWIDTH=15mil|MIDLAYER8_MAXWIDTH=15mil|MIDLAYER8_PREFWIDTH=15mil|MIDLAYER9_MINWIDTH=15mil|MIDLAYER9_MAXWIDTH=15mil|MIDLAYER9_PREFWIDTH=15mil|MIDLAYER10_MINWIDTH=15mil|MIDLAYER10_MAXWIDTH=15mil|MIDLAYER10_PREFWIDTH=15mil|MIDLAYER11_MINWIDTH=15mil|MIDLAYER11_MAXWIDTH=15mil|MIDLAYER11_PREFWIDTH=15mil|MIDLAYER12_MINWIDTH=15mil|MIDLAYER12_MAXWIDTH=15mil|MIDLAYER12_PREFWIDTH=15mil|MIDLAYER13_MINWIDTH=15mil|MIDLAYER13_MAXWIDTH=15mil|MIDLAYER13_PREFWIDTH=15mil|MIDLAYER14_MINWIDTH=15mil|MIDLAYER14_MAXWIDTH=15mil|MIDLAYER14_PREFWIDTH=15mil|MIDLAYER15_MINWIDTH=15mil|MIDLAYER15_MAXWIDTH=15mil|MIDLAYER15_PREFWIDTH=15mil|MIDLAYER16_MINWIDTH=15mil|MIDLAYER16_MAXWIDTH=15mil|MIDLAYER16_PREFWIDTH=15mil|MIDLAYER17_MINWIDTH=15mil|MIDLAYER17_MAXWIDTH=15mil|MIDLAYER17_PREFWIDTH=15mil|MIDLAYER18_MINWIDTH=15mil|MIDLAYER18_MAXWIDTH=15mil|MIDLAYER18_PREFWIDTH=15mil|MIDLAYER19_MINWIDTH=15mil|MIDLAYER19_MAXWIDTH=15mil|MIDLAYER19_PREFWIDTH=15mil|MIDLAYER20_MINWIDTH=15mil|MIDLAYER20_MAXWIDTH=15mil|MIDLAYER20_PREFWIDTH=15mil|MIDLAYER21_MINWIDTH=15mil|MIDLAYER21_MAXWIDTH=15mil|MIDLAYER21_PREFWIDTH=15mil|MIDLAYER22_MINWIDTH=15mil|MIDLAYER22_MAXWIDTH=15mil|MIDLAYER22_PREFWIDTH=15mil|MIDLAYER23_MINWIDTH=15mil|MIDLAYER23_MAXWIDTH=15mil|MIDLAYER23_PREFWIDTH=15mil|MIDLAYER24_MINWIDTH=15mil|MIDLAYER24_MAXWIDTH=15mil|MIDLAYER24_PREFWIDTH=15mil|MIDLAYER25_MINWIDTH=15mil|MIDLAYER25_MAXWIDTH=15mil|MIDLAYER25_PREFWIDTH=15mil|MIDLAYER26_MINWIDTH=15mil|MIDLAYER26_MAXWIDTH=15mil|MIDLAYER26_PREFWIDTH=15mil|MIDLAYER27_MINWIDTH=15mil|MIDLAYER27_MAXWIDTH=15mil|MIDLAYER27_PREFWIDTH=15mil|MIDLAYER28_MINWIDTH=15mil|MIDLAYER28_MAXWIDTH=15mil|MIDLAYER28_PREFWIDTH=15mil|MIDLAYER29_MINWIDTH=15mil|MIDLAYER29_MAXWIDTH=15mil|MIDLAYER29_PREFWIDTH=15mil|MIDLAYER30_MINWIDTH=15mil|MIDLAYER30_MAXWIDTH=15mil|MIDLAYER30_PREFWIDTH=15mil|BOTTOMLAYER_MINWIDTH=15mil|BOTTOMLAYER_MAXWIDTH=15mil|BOTTOMLAYER_PREFWIDTH=15mil|MAXUNCOUPLEDLENGTH=500mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=HoleToHoleClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=HoleToHoleClearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=UNJMTINI|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=10mil|ALLOWSTACKEDMICROVIAS=TRUE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=MinimumSolderMaskSliver|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=MinimumSolderMaskSliver|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=NWUDDYJL|DEFINEDBYLOGICALDOCUMENT=FALSE|MINSOLDERMASKWIDTH=11.811mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=SilkToSolderMaskClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=IsPad|SCOPE2EXPRESSION=All|NAME=SilkToSolderMaskClearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=VJWOLYBX|DEFINEDBYLOGICALDOCUMENT=FALSE|MINSILKSCREENTOMASKGAP=7mil|CLEARANCETOEXPOSEDCOPPER=TRUE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=SilkToSilkClearance|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=SilkToSilkClearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=CQTRFCEQ|DEFINEDBYLOGICALDOCUMENT=FALSE|SILKTOSILKCLEARANCE=10mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=NetAntennae|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=NetAntennae|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=OMNIROPH|DEFINEDBYLOGICALDOCUMENT=FALSE|NETANTENNAETOLERANCE=0mil¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=AssemblyTestpoint|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=AssemblyTestpoint|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=JCSLAPJL|DEFINEDBYLOGICALDOCUMENT=FALSE|TESTPOINTUNDERCOMPONENT=TRUE|MINSIZE=40mil|MAXSIZE=100mil|PREFEREDSIZE=60mil|MINHOLESIZE=0mil|MAXHOLESIZE=40mil|PREFEREDHOLESIZE=32mil|TESTPOINTGRID=1mil|USEGRID=TRUE|GRIDTOLERANCE=0.01mil|ALLOWSIDETOP=TRUE|ALLOWSIDEBOTTOM=TRUE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=AssemblyTestPointUsage|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=AssemblyTestPointUsage|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=WMWPRJKW|DEFINEDBYLOGICALDOCUMENT=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=UnpouredPolygon|NETSCOPE=AnyNet|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=UnpouredPolygon|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=TTNBTKJV|DEFINEDBYLOGICALDOCUMENT=FALSE¶
|
||||
SELECTION=FALSE|LAYER=TOP|LOCKED=FALSE|POLYGONOUTLINE=FALSE|USERROUTED=TRUE|UNIONINDEX=0|RULEKIND=BoardOutlineClearance|NETSCOPE=DifferentNets|LAYERKIND=SameLayer|SCOPE1EXPRESSION=All|SCOPE2EXPRESSION=All|NAME=BoardOutlineClearance|ENABLED=TRUE|PRIORITY=1|COMMENT= |UNIQUEID=HWFFVYTL|DEFINEDBYLOGICALDOCUMENT=FALSE|GAP=16mil|GENERICCLEARANCE=16mil|OBJECTCLEARANCES= ¶
|
||||
MSXII_Center_Console/Center Console.SchDoc
Normal file
LOADING design file
LOADING design file
MSXII_Center_Console/Controller_Interface.SchDoc
Normal file
LOADING design file
MSXII_Center_Console/IO_Expanders.SchDoc
Normal file
LOADING design file
MSXII_Center_Console/buttons.SchDoc
Normal file
LOADING design file
MSXII_Center_Console/connectors.SchDoc
Normal file
LOADING design file
MSXII_Center_Console/leds.SchDoc
Normal file
LOADING design file
LOADING design file
MSXII_Center_Console/old_IO_Expanders.SchDoc
Normal file
LOADING design file
MSXII_Center_Console/rPi.SchDoc
Normal file
LOADING design file
MSXII_GPS_Board/GPS Board.PcbDoc
Normal file
LOADING design file
File diff suppressed because it is too large
Load Diff
MSXII_GPS_Board/GPS Board.SchDoc
Normal file
LOADING design file
@ -0,0 +1,19 @@
|
||||
----------------------------------------------------------------------------------------------------------------------------------
|
||||
NCDrill File Report For: Carrier_Board_Template.PcbDoc 2019-01-18 8:52:54 PM
|
||||
----------------------------------------------------------------------------------------------------------------------------------
|
||||
|
||||
Layer Pair : Top Layer to Bottom Layer
|
||||
ASCII RoundHoles File : Carrier_Board_Template_ProjectRevision.TXT
|
||||
|
||||
Tool Hole Size Hole Tolerance Hole Type Hole Count Plated Tool Travel
|
||||
----------------------------------------------------------------------------------------------------------------------------------
|
||||
T1 12mil (0.3mm) Round 95 PTH 0.00inch (0.00mm)
|
||||
T2 28mil (0.7mm) +2mil (0.05mm)/-0mil (0mm) Round 2 PTH 0.00inch (0.00mm)
|
||||
T3 40mil (1.016mm) Round 20 PTH 0.00inch (0.00mm)
|
||||
T4 40mil (1.02mm) +/-2mil (0.04mm) Round 2 PTH 0.00inch (0.00mm)
|
||||
T5 91mil (2.3mm) +/-16mil (0.4mm) Round 2 PTH 0.00inch (0.00mm)
|
||||
T6 106mil (2.7mm) Round 6 PTH 0.00inch (0.00mm)
|
||||
----------------------------------------------------------------------------------------------------------------------------------
|
||||
Totals 127
|
||||
|
||||
Total Processing Time (hh:mm:ss) : 00:00:00
|
||||
@ -0,0 +1,24 @@
|
||||
------------------------------------------------------------------------------------------
|
||||
Gerber File Extension Report For: Carrier_Board_Template_ProjectRevision.GBR 2019-01-18 8:52:54 PM
|
||||
------------------------------------------------------------------------------------------
|
||||
|
||||
|
||||
------------------------------------------------------------------------------------------
|
||||
Layer Extension Layer Description
|
||||
------------------------------------------------------------------------------------------
|
||||
.GTO Top Overlay
|
||||
.GTP Top Paste
|
||||
.GTS Top Solder
|
||||
.GTL Top Layer
|
||||
.GBL Bottom Layer
|
||||
.GBS Bottom Solder
|
||||
.GBP Bottom Paste
|
||||
.GBO Bottom Overlay
|
||||
.GM1 Mechanical 1
|
||||
.GM3 Assembly Top
|
||||
.GM13 Mechanical 13
|
||||
.GM15 Mechanical 15
|
||||
.GKO Keep-Out Layer
|
||||
.GPT Top Pad Master
|
||||
.GPB Bottom Pad Master
|
||||
------------------------------------------------------------------------------------------
|
||||
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,91 @@
|
||||
G04*
|
||||
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,18.1.9 (240)*
|
||||
G04*
|
||||
G04 Layer_Color=32896*
|
||||
%FSLAX25Y25*%
|
||||
%MOIN*%
|
||||
G70*
|
||||
G01*
|
||||
G75*
|
||||
%ADD10C,0.00591*%
|
||||
%ADD55C,0.00787*%
|
||||
%ADD56C,0.00500*%
|
||||
D10*
|
||||
X130905Y80709D02*
|
||||
Y83857D01*
|
||||
X129331D01*
|
||||
X128806Y83333D01*
|
||||
Y82283D01*
|
||||
X129331Y81758D01*
|
||||
X130905D01*
|
||||
X125658Y80709D02*
|
||||
X127757D01*
|
||||
X125658Y82808D01*
|
||||
Y83333D01*
|
||||
X126183Y83857D01*
|
||||
X127232D01*
|
||||
X127757Y83333D01*
|
||||
X132219Y29397D02*
|
||||
X131694Y29922D01*
|
||||
Y30971D01*
|
||||
X132219Y31496D01*
|
||||
X134318D01*
|
||||
X134843Y30971D01*
|
||||
Y29922D01*
|
||||
X134318Y29397D01*
|
||||
X134843Y26773D02*
|
||||
X131694D01*
|
||||
X133268Y28348D01*
|
||||
Y26248D01*
|
||||
X111221Y96457D02*
|
||||
Y99605D01*
|
||||
X109646D01*
|
||||
X109121Y99080D01*
|
||||
Y98031D01*
|
||||
X109646Y97506D01*
|
||||
X111221D01*
|
||||
X110171D02*
|
||||
X109121Y96457D01*
|
||||
X105973D02*
|
||||
X108072D01*
|
||||
X105973Y98556D01*
|
||||
Y99080D01*
|
||||
X106498Y99605D01*
|
||||
X107547D01*
|
||||
X108072Y99080D01*
|
||||
X126313Y29397D02*
|
||||
X125788Y29922D01*
|
||||
Y30971D01*
|
||||
X126313Y31496D01*
|
||||
X128412D01*
|
||||
X128937Y30971D01*
|
||||
Y29922D01*
|
||||
X128412Y29397D01*
|
||||
X126313Y28348D02*
|
||||
X125788Y27823D01*
|
||||
Y26773D01*
|
||||
X126313Y26248D01*
|
||||
X126838D01*
|
||||
X127363Y26773D01*
|
||||
Y27298D01*
|
||||
Y26773D01*
|
||||
X127887Y26248D01*
|
||||
X128412D01*
|
||||
X128937Y26773D01*
|
||||
Y27823D01*
|
||||
X128412Y28348D01*
|
||||
D55*
|
||||
X126376Y40905D02*
|
||||
G03*
|
||||
X126376Y40905I-394J0D01*
|
||||
G01*
|
||||
D56*
|
||||
X64505Y48819D02*
|
||||
Y71260D01*
|
||||
X119643Y83740D02*
|
||||
X123364D01*
|
||||
Y28071D02*
|
||||
Y83740D01*
|
||||
X119643Y28071D02*
|
||||
X123364D01*
|
||||
M02*
|
||||
@ -0,0 +1,68 @@
|
||||
G04*
|
||||
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,18.1.9 (240)*
|
||||
G04*
|
||||
G04 Layer_Color=128*
|
||||
%FSLAX25Y25*%
|
||||
%MOIN*%
|
||||
G70*
|
||||
G01*
|
||||
G75*
|
||||
%ADD14R,0.03937X0.03543*%
|
||||
%ADD41R,0.04528X0.05906*%
|
||||
%ADD42R,0.08661X0.04528*%
|
||||
%ADD43R,0.04724X0.04567*%
|
||||
%ADD44R,0.04921X0.04567*%
|
||||
%ADD45R,0.09843X0.03740*%
|
||||
%ADD46R,0.04882X0.03150*%
|
||||
%ADD47R,0.03347X0.03347*%
|
||||
D14*
|
||||
X133465Y40453D02*
|
||||
D03*
|
||||
Y35138D02*
|
||||
D03*
|
||||
X127559Y40453D02*
|
||||
D03*
|
||||
Y35138D02*
|
||||
D03*
|
||||
D41*
|
||||
X65785Y75354D02*
|
||||
D03*
|
||||
Y44724D02*
|
||||
D03*
|
||||
D42*
|
||||
X68915Y27776D02*
|
||||
D03*
|
||||
X114112Y84035D02*
|
||||
D03*
|
||||
D43*
|
||||
X70214Y82441D02*
|
||||
D03*
|
||||
D44*
|
||||
X105647D02*
|
||||
D03*
|
||||
D45*
|
||||
X113521Y27382D02*
|
||||
D03*
|
||||
D46*
|
||||
X116002Y74803D02*
|
||||
D03*
|
||||
Y70472D02*
|
||||
D03*
|
||||
Y66142D02*
|
||||
D03*
|
||||
Y61811D02*
|
||||
D03*
|
||||
Y57480D02*
|
||||
D03*
|
||||
Y53150D02*
|
||||
D03*
|
||||
Y48819D02*
|
||||
D03*
|
||||
Y44488D02*
|
||||
D03*
|
||||
D47*
|
||||
X105610Y92520D02*
|
||||
D03*
|
||||
X111713D02*
|
||||
D03*
|
||||
M02*
|
||||
@ -0,0 +1,210 @@
|
||||
G04*
|
||||
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,18.1.9 (240)*
|
||||
G04*
|
||||
G04 Layer_Color=16711935*
|
||||
%FSLAX25Y25*%
|
||||
%MOIN*%
|
||||
G70*
|
||||
G01*
|
||||
G75*
|
||||
%ADD20R,0.04537X0.04143*%
|
||||
%ADD24C,0.07300*%
|
||||
%ADD25R,0.07300X0.07300*%
|
||||
%ADD26R,0.07099X0.07099*%
|
||||
%ADD27C,0.07099*%
|
||||
%ADD28C,0.11430*%
|
||||
%ADD29C,0.03556*%
|
||||
%ADD30C,0.03162*%
|
||||
%ADD48R,0.05328X0.06706*%
|
||||
%ADD49R,0.09461X0.05328*%
|
||||
%ADD50R,0.05524X0.05367*%
|
||||
%ADD51R,0.05721X0.05367*%
|
||||
%ADD52R,0.10642X0.04540*%
|
||||
%ADD53R,0.05682X0.03950*%
|
||||
%ADD54R,0.04147X0.04147*%
|
||||
D20*
|
||||
X133465Y40453D02*
|
||||
D03*
|
||||
Y35138D02*
|
||||
D03*
|
||||
X127559Y40453D02*
|
||||
D03*
|
||||
Y35138D02*
|
||||
D03*
|
||||
D24*
|
||||
X119653Y137244D02*
|
||||
D03*
|
||||
Y147244D02*
|
||||
D03*
|
||||
Y157244D02*
|
||||
D03*
|
||||
Y167244D02*
|
||||
D03*
|
||||
Y177244D02*
|
||||
D03*
|
||||
Y187244D02*
|
||||
D03*
|
||||
Y197244D02*
|
||||
D03*
|
||||
Y207244D02*
|
||||
D03*
|
||||
Y217244D02*
|
||||
D03*
|
||||
Y227244D02*
|
||||
D03*
|
||||
X19654Y137244D02*
|
||||
D03*
|
||||
Y147244D02*
|
||||
D03*
|
||||
Y157244D02*
|
||||
D03*
|
||||
Y167244D02*
|
||||
D03*
|
||||
Y177244D02*
|
||||
D03*
|
||||
Y187244D02*
|
||||
D03*
|
||||
Y197244D02*
|
||||
D03*
|
||||
Y207244D02*
|
||||
D03*
|
||||
Y217244D02*
|
||||
D03*
|
||||
D25*
|
||||
Y227244D02*
|
||||
D03*
|
||||
D26*
|
||||
X-46850Y76772D02*
|
||||
D03*
|
||||
D27*
|
||||
Y90551D02*
|
||||
D03*
|
||||
X-44370Y66929D02*
|
||||
D03*
|
||||
Y100394D02*
|
||||
D03*
|
||||
D28*
|
||||
X127953Y9843D02*
|
||||
D03*
|
||||
X-49213Y226378D02*
|
||||
D03*
|
||||
Y9843D02*
|
||||
D03*
|
||||
X9843Y108268D02*
|
||||
D03*
|
||||
X127953D02*
|
||||
D03*
|
||||
X9843Y9843D02*
|
||||
D03*
|
||||
D29*
|
||||
X15748Y31299D02*
|
||||
D03*
|
||||
Y86811D02*
|
||||
D03*
|
||||
D30*
|
||||
X-27559Y70472D02*
|
||||
D03*
|
||||
X123364Y34449D02*
|
||||
D03*
|
||||
X7874Y37402D02*
|
||||
D03*
|
||||
X120866Y48819D02*
|
||||
D03*
|
||||
Y53150D02*
|
||||
D03*
|
||||
X121063Y62008D02*
|
||||
D03*
|
||||
Y69882D02*
|
||||
D03*
|
||||
X101378Y92520D02*
|
||||
D03*
|
||||
X118402D02*
|
||||
D03*
|
||||
X28740Y85315D02*
|
||||
D03*
|
||||
X22638Y80709D02*
|
||||
D03*
|
||||
X39065Y187008D02*
|
||||
D03*
|
||||
X41339Y147244D02*
|
||||
D03*
|
||||
X7874Y76772D02*
|
||||
D03*
|
||||
X-1969D02*
|
||||
D03*
|
||||
X21654Y43701D02*
|
||||
D03*
|
||||
X35433Y34646D02*
|
||||
D03*
|
||||
X123228Y40551D02*
|
||||
D03*
|
||||
X133858Y169291D02*
|
||||
D03*
|
||||
X129575Y202362D02*
|
||||
D03*
|
||||
X125689Y19783D02*
|
||||
D03*
|
||||
X119575Y124803D02*
|
||||
D03*
|
||||
X-29921Y62992D02*
|
||||
D03*
|
||||
X113563Y33248D02*
|
||||
D03*
|
||||
X133444Y227165D02*
|
||||
D03*
|
||||
X59606Y75354D02*
|
||||
D03*
|
||||
X70256Y88760D02*
|
||||
D03*
|
||||
X61572Y27776D02*
|
||||
D03*
|
||||
X65827Y37795D02*
|
||||
D03*
|
||||
X114173Y79921D02*
|
||||
D03*
|
||||
X43701Y82677D02*
|
||||
D03*
|
||||
X7874Y41339D02*
|
||||
D03*
|
||||
D48*
|
||||
X65785Y75354D02*
|
||||
D03*
|
||||
Y44724D02*
|
||||
D03*
|
||||
D49*
|
||||
X68915Y27776D02*
|
||||
D03*
|
||||
X114112Y84035D02*
|
||||
D03*
|
||||
D50*
|
||||
X70214Y82441D02*
|
||||
D03*
|
||||
D51*
|
||||
X105647D02*
|
||||
D03*
|
||||
D52*
|
||||
X113521Y27382D02*
|
||||
D03*
|
||||
D53*
|
||||
X116002Y74803D02*
|
||||
D03*
|
||||
Y70472D02*
|
||||
D03*
|
||||
Y66142D02*
|
||||
D03*
|
||||
Y61811D02*
|
||||
D03*
|
||||
Y57480D02*
|
||||
D03*
|
||||
Y53150D02*
|
||||
D03*
|
||||
Y48819D02*
|
||||
D03*
|
||||
Y44488D02*
|
||||
D03*
|
||||
D54*
|
||||
X105610Y92520D02*
|
||||
D03*
|
||||
X111713D02*
|
||||
D03*
|
||||
M02*
|
||||
@ -0,0 +1,19 @@
|
||||
G04*
|
||||
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,18.1.9 (240)*
|
||||
G04*
|
||||
G04 Layer_Color=16711935*
|
||||
%FSLAX25Y25*%
|
||||
%MOIN*%
|
||||
G70*
|
||||
G01*
|
||||
G75*
|
||||
%ADD11C,0.01000*%
|
||||
D11*
|
||||
X-59055Y0D02*
|
||||
X137795D01*
|
||||
Y236221D01*
|
||||
X-59055D02*
|
||||
X137795D01*
|
||||
X-59055Y0D02*
|
||||
Y236221D01*
|
||||
M02*
|
||||
@ -0,0 +1,10 @@
|
||||
G04*
|
||||
G04 #@! TF.GenerationSoftware,Altium Limited,Altium Designer,18.1.9 (240)*
|
||||
G04*
|
||||
G04 Layer_Color=16711935*
|
||||
%FSLAX25Y25*%
|
||||
%MOIN*%
|
||||
G70*
|
||||
G01*
|
||||
G75*
|
||||
M02*
|
||||
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue
Block a user