7
mirror of https://github.com/uw-midsun/hardware.git synced 2024-11-23 07:05:05 +00:00
uw-midsun-hardware/MSXII_ControllerBreakout/MSXII_Controller_Breakout.Harness
Taiping Li 2c211c39a1 ELEC-87 Controller Board Breakout (#19)
* ELEC-191 Power Distribution Rev 1.7. Added EN to PA15 of the controller
board.

* ELEC-191 Started PCB layout. Organized all components into sections.

PCB Library Changes:
| CONN 2POS 0.1" JUMPER: Fixed issue where both pins had the designator
1

* ELEC-191 Changed pinout for 6 pin connectors to help layout. TODO:
Complete layout.

* ELEC-191 Updated front and roof enclosure schematic.

* ELEC-191 Began layout for chaos. Created polygon pours for power.

* ELEC-191 Chaos. Added pull up/down resistors for EN and SHDN in
schematic. Routed all traces. Need to fix pours.'

* ELEC-191 Finished routing and ground pours. Have to fix 2 pin ultrafit
footprint, and resize PCB

* ELEC-191 Power Distribution Rev 1.8. Added test points to power rails.
Fixed all DRCs regarding unconnected nets. Resized board.

Library Changes:
SchLib
* Changed link for CONN 2POS ULTRAFIT and CONN 2POS ULTRAFIT NATURAL
COLOR to solder cup versions

PCBLib
* Fixed footprint and silkscreen for CONN 2POS ULTRAFIT and CONN 2POS
ULTRAFIT NATURAL COLOR

* ELEC-191 Added vias to stich top and bottom ground layers on PCB. Added
silkscreen on the bottom for all the connector pins.

* ELEC-191 Fixed ground pour. Improved on silkscreen for labels

* ELEC-87 Updated components from library. Fixed 12V connector footprint

* ELEC-87 Fixed ground pours

* ELEC-87 Added M2.5 mounting holes to the board

* ELEC-87 Brought the pins out such that everything is accessible when the
controller board is on.

* ELEC-87 Controller Breakout Rev 2.3. Flipped ultrafit to bottom layer.
Moved bottom breakout header to align with the perf board secion.

* ELEC-87 Generated gerber, drill and pdf

* ELEC-87 Fixed DRCs on PCB

* ELEC-87: Used master's copy for all other projects

* ELEC-87 Deleted old breakout PCB files. Only have the current 5x5 one in the project now

* Renamed folder to follow conventions
2017-06-10 17:18:52 -04:00

2 lines
318 B
Plaintext

Mezzanine_Interface=PA10,PA9,PA8,PB15/SPI2_MOSI,PB14/SPI2_MISO,PB13/SPI2_SCK,PB12/SPI2_NSS,PB11/USART3_RX/I2C2_SDA,PB10/USART3_TX/I2C2_SCL,PB2,PB1,PB0,PA7/SPI1_MOSI,PA6/SPI1_MISO,PA5/SPI1_SCK,PA4/SPI1_NSS,PA3/USART2_RX,PA2/USART2_TX,PA1,PA0,PA15,PB3,PB4,PB5,PB6/USART1_TX,PB7/USART1_RX,PB8/I2C1_SCL,PB9/I2C1_SDA,PC13