xamuil2
|
c172988974
|
Feat[switch]: Added diode, initial silkscreen
|
2023-10-08 00:27:59 -04:00 |
|
xamuil2
|
59b9e8edf9
|
Feat[switch]: Fixed single transformer footprint, added 3d models
|
2023-10-07 21:50:31 -04:00 |
|
|
5fc75d99bb
|
Fix[lock files]: added lock files to gitignore
|
2023-10-07 15:37:03 -04:00 |
|
|
ab1c4bcba4
|
Fix[ina226 breakout]: removed lock file
|
2023-10-07 15:35:51 -04:00 |
|
BaritoDespacito
|
e3df226643
|
Feat[breakouts]: Moved R1 & R2
|
2023-10-07 15:17:18 -04:00 |
|
BaritoDespacito
|
15d056f16b
|
Feat[breakouts]: Separated A1/A0 from main chip schem
|
2023-10-07 09:13:29 -04:00 |
|
BaritoDespacito
|
97b520fb6d
|
Feat[breakouts]: Fixed listed problems with ina226 breakout
|
2023-10-07 00:14:54 -04:00 |
|
xamuil2
|
742b4854df
|
Feat[breakouts]: Added @TODOs
|
2023-10-06 20:38:39 -04:00 |
|
BaritoDespacito
|
abc52cebd5
|
Feat[breakouts]: created ina226 breakout schematic v1.0
|
2023-10-05 23:25:55 -04:00 |
|
BaritoDespacito
|
f1ecd98a61
|
Feat[breakouts]: created ina226 project
|
2023-10-04 17:18:16 -04:00 |
|
xamuil2
|
643e1ef242
|
Feat[switch]: rotated J1
|
2023-09-29 10:34:58 -04:00 |
|
xamuil2
|
92e96634a1
|
Feat[switch]: Routed magnetics
|
2023-09-27 10:58:30 -04:00 |
|
xamuil2
|
cab4ef8ad5
|
Feat[switch]: Minor rerouting
|
2023-09-25 14:30:38 -04:00 |
|
xamuil2
|
e98ebefb08
|
Feat[switch]: initial routes
|
2023-09-16 15:00:09 -04:00 |
|
|
ab078d82ed
|
Refactor[anyesc]: internal kicad refactorings
|
2023-09-02 23:50:43 -04:00 |
|
|
c088c1acee
|
Feat[anyesc]: anyesc design complete
|
2023-09-02 23:00:14 -04:00 |
|
|
1e921ab98f
|
Feat[anyesc]: routing complete with concerningly tight phase routing
|
2023-09-02 14:37:05 -04:00 |
|
|
ea72756a04
|
Feat[switch]: initial board layout (FOLLOW @TODOs)
|
2023-09-01 22:30:33 -04:00 |
|
|
2baef5cf18
|
Feat[switch]: created all necessary symbols and footprints, started PCB
|
2023-09-01 15:33:18 -04:00 |
|
|
d5945ac158
|
Feat[switch]: refactored schematic complete
|
2023-09-01 14:23:48 -04:00 |
|
xamuil2
|
ead93b4b1a
|
Refactor[switch]: net labels and reorganisation
|
2023-09-01 17:46:45 +08:00 |
|
xamuil2
|
79ec7da600
|
Feat[library]: Added DYS_XSD_ESC footprint
|
2023-09-01 13:42:14 +08:00 |
|
xamuil2
|
e38392c861
|
Feat[drvesc]: minor silkscreen edit
|
2023-09-01 13:36:19 +08:00 |
|
|
81757f9b96
|
Feat[anyesc]: initial anyesc pcb design
|
2023-09-01 00:01:29 -04:00 |
|
|
40a7a839ee
|
Feat[switch]: unpolished schematic complete
|
2023-08-31 22:04:35 -04:00 |
|
|
a1af1c27bc
|
Feat[anyesc]: initialized project
|
2023-08-31 20:00:44 -04:00 |
|
|
16c11eb4a1
|
Feat[switch]: <UNDECIDED> completed MCU implementation
|
2023-08-31 20:00:33 -04:00 |
|
|
22313e5ed1
|
Fix[switch]: renamed quad to dual transformer
|
2023-08-31 11:47:17 -04:00 |
|
|
ef4fdd9060
|
Feat[switch]: more work on IP175G schematic, much more to be completed
|
2023-08-30 23:45:58 -04:00 |
|
|
3a5c231c63
|
Feat[switch]: further work on schematic
|
2023-08-30 22:57:03 -04:00 |
|
|
98debd7c7e
|
Feat[switch]: added sheet metadata and magnetics symbols to sch
|
2023-08-30 22:27:23 -04:00 |
|
|
d81d197c3c
|
Feat[switch]: created quad and single transformer symbols
|
2023-08-30 22:24:22 -04:00 |
|
|
01f7da495b
|
Feat[switch]: added IP175G symbol
|
2023-08-30 21:31:08 -04:00 |
|
Byran Huang
|
1e10e0d2b2
|
Update README.md
|
2023-08-30 21:06:05 -04:00 |
|
xamuil2
|
53508a73b5
|
Feat[drvesc]: Initial silkscreening
|
2023-08-26 00:27:51 +08:00 |
|
xamuil2
|
03c27b2373
|
Feat[drvesc]: Minor rerouting and positioning
|
2023-08-25 22:24:31 +08:00 |
|
xamuil2
|
2900cd9733
|
Feat[drvesc]: Rerouted board
|
2023-08-24 23:37:02 +08:00 |
|
xamuil2
|
b18846b36f
|
Feat[drvesc]: updated card edge pinout
|
2023-08-24 13:38:27 +08:00 |
|
xamuil2
|
bb67d3a3d4
|
Feat[power]: Added LED 3D models
|
2023-08-23 16:55:44 +08:00 |
|
Celine
|
b35b7c3770
|
Feat[esc_carrier v2.0]: updated schematic annotations
|
2023-08-21 12:42:43 -07:00 |
|
Celine
|
0774d226af
|
Feat[esc_carrier v2.0]: v2.0 production ready
|
2023-08-21 12:29:37 -07:00 |
|
xamuil2
|
5b70e19624
|
Feat[drvesc]: Connected ground...
|
2023-08-21 00:05:58 +08:00 |
|
xamuil2
|
b25e15c112
|
Feat[drvesc]: Draft routing
|
2023-08-21 00:04:28 +08:00 |
|
xamuil2
|
9f54145971
|
Feat: Finished RP2040 control system
|
2023-08-19 14:21:05 +08:00 |
|
|
8f85cdd30a
|
Feat[breakouts]: production file + ordered
|
2023-08-18 19:51:11 -04:00 |
|
|
21ac2966f4
|
Feat[pca9585 breakout]: design complete
|
2023-08-18 14:31:38 -04:00 |
|
|
dd8090a55e
|
Feat[leds]: added power leds to breakouts
|
2023-08-18 13:42:03 -04:00 |
|
|
f69bc134a2
|
Feat[bme680 breakout]: design complete
|
2023-08-18 13:27:54 -04:00 |
|
xamuil2
|
2d3b994f88
|
Feat[drvesc]: Began RP2040 control system
|
2023-08-19 00:20:09 +08:00 |
|
|
280ac28da9
|
Feat[bmi088 breakout]: design complete
|
2023-08-18 11:39:00 -04:00 |
|