Files

20 lines
1.3 KiB
Plaintext

##### REFERENCE CLOCK #####
#GIGABIT TRANSCEIVER (SFP)
NET "SysClk_p" LOC = E8 | IOSTANDARD = "LVDS_25"; # E8 = FMC_HPC_GBTCLK1_M2C_C_P = FMC J22 pin B20 = Soft-PLL "FPGA_PLL_REF_CLK0_101_P";
NET "SysClk_n" LOC = E7 | IOSTANDARD = "LVDS_25"; # E7 = FMC_HPC_GBTCLK1_M2C_C_N = FMC J22 pin B21 = Soft-PLL "FPGA_PLL_REF_CLK0_101_N";
#NET "SysClk_p" LOC = AD12 | IOSTANDARD = "LVDS_25"; # AD12 = KC705 on board 200 MHz crystal (Watch out no IBUFDS_GTE2)
#NET "SysClk_n" LOC = AD11 | IOSTANDARD = "LVDS_25"; # AD11 = KC705 on board 200 MHz crystal (Watch out no IBUFDS_GTE2)
NET "SysClk_p" TNM_NET = SysClk_p;
TIMESPEC TS_SysClk_p = PERIOD "SysClk_p" 8 ns HIGH 50%;
NET "SysClk_n" TNM_NET = SysClk_n;
TIMESPEC TS_SysClk_n = PERIOD "SysClk_n" 8 ns HIGH 50%;
# GPIO_LED_0 to GPIO_LED_6
NET "LED(0)" LOC = AB8 | IOSTANDARD = LVCMOS15; # "GPIO_led[0]"
NET "LED(1)" LOC = AA8 | IOSTANDARD = LVCMOS15; # "GPIO_led[1]"
NET "LED(2)" LOC = AC9 | IOSTANDARD = LVCMOS15; # "GPIO_led[2]"
NET "LED(3)" LOC = AB9 | IOSTANDARD = LVCMOS15; # "GPIO_led[3]"
NET "LED(4)" LOC = AE26 | IOSTANDARD = LVCMOS25; # "GPIO_led[4]"
NET "LED(5)" LOC = G19 | IOSTANDARD = LVCMOS25; # "GPIO_led[5]"