gitified_old_clb_svn/hw/FMC_SoftPLL/PCB/Output/Gerber

NIKHEF AMSTERDAM
Science Park 105
1098 XG Amsterdam



Project 	: <PROJECT NAME>
Board name	: <PCB NAME>
Board Number 	: <PCB NUMBER>




BOARD MATERIAL  : IS410
BOARD DIMENSIONS: ??? x ??? mm +/-0.1 mm
TOTAL THICKNESS : 1.6 +/-0.1 mm 
PCB FINISH	: Immersion Gold suitable for wire-bonding
SILKSCREEN	: WHITE - Top Only/Bottom Only/Both Sides
SOLDERMASK	: LPI, Both Sides, Color is RED





    ####################################################################

                      LAYER STACKUP 04 LAYER PCB

    ####################################################################

    TYPE:		  THICKNESS (um)	    FILENAME

    SILKSCREEN (TOP)				SILKSCREEN_TOP.gdo
    SOLDER_MASK(TOP)		10		SOLDERMASK_TOP.gdo
    LAYER 01   (TOP)		35		ARTWORK_L01.gdo
      Prepreg 2x2116		208
    LAYER 02			35		ARTWORK_L02.gdo
      Core			1000
    LAYER 03			35		ARTWORK_L03.gdo
      Prepreg 2x2116		208
    LAYER 04   (BTM)		35		ARTWORK_L04.gdo	
    SOLDERMASK (BTM)		10		SOLDERMASK_BTM.gdo
    SILKSCREEN (BTM)				SILKSCREEN_BTM.gdo
		
		
    Drill Plated				PLATED_HOLES.ncd
    Drill Unplated				UNPLATED_HOLES.ncd
    Board Outline				BOARDOUTLINE.gdo








    ####################################################################
		
                             PCB ProfilE

    ####################################################################
		
    Minimum Conductor Width	: 0.15 mm
    Minimun Clearance		: 0.15 mm 
   
    Number of via's		: ??  
    via hole size		: 0.3
    Number of Holes		: ???
    Smallest Hole size		: ??? 

    SMD Comps on TOP		: Yes/No
    Smallest pitch		: 0.50 mm
    SMD Comps on BTM		: Yes/No
    Smallest pitch		: 0.50 mm
		
    Connector Gold		: No
    Peel-Off Mask		: No
    Scoring			: No
    Internal Routing		: No
		
    Manufacturer's logo		: Yes/No
    Date marking		: Yes/No
    UL marking			: Yes/No



    - Hole sizes are finished holes after plating. Minimum copper plating 
      in holes to be 20um.
    - No Soldermask overlap on SMD pads.
    - No hole breakout allowed.
    - Via holes are tented with soldermask
		
    - THIS BOARD REQUIRES FULL, 100%, ELECTRICAL TESTING FOR CONDUCTIVITY 
      AND ISOLATION.









    ####################################################################
		
                           Controlled Impedances     

    ####################################################################
		
	
    lAYER   TYPE   TRACE WIDTH(um)   SPACING(um)   IMP.(Ohm)   TOLERANCE
      1     LVDS       120		150           100         10%
      1      SE        99               n.a	       50         10%