Files
2026-09-03 17:40:34 -06:00

121 lines
3.9 KiB
Plaintext

(ExpressProject "Design1"
(ProjectVersion "19981106")
(SoftwareVersion "22.1 S007 (4149669) [10/16/2023]-[09/03/26]")
(ProjectType "PCB")
(Folder "Design Resources"
(Folder "Library"
(File
"p:\pcb design support\pcb software\orcad\libraries\newgrange_23.olb"
(Type "Schematic Library")))
("Allegro Netlist Directory" "allegro")
(DOCKED "TRUE")
(DOCKING_POSITION "59420")
(NoModify)
(File ".\main.dsn"
(Type "Schematic Design"))
(BuildFileAddedOrDeleted "x")
(CompileFileAddedOrDeleted "x")
(Netlist_TAB "7")
(OTHER_Part_Value "{Value}")
(OTHER_Netlist_File "MAIN.NET")
(OTHER_Netlist_File2 "MAIN.CMP")
(OTHER_View_Output "TRUE")
(OTHER_View_Output2 "FALSE")
(OTHER_Formatter "orWirelist64.dll")
(OTHER_PCB_Footprint "{PCB Footprint}")
(OTHER_Switch0 "FALSE")
(OTHER_Switch1 "FALSE")
(OTHER_Switch2 "FALSE")
(OTHER_Switch3 "FALSE")
(OTHER_Switch4 "FALSE")
(OTHER_Switch5 "FALSE")
(OTHER_Switch6 "FALSE")
(ANNOTATE_ACTION "0")
(ANNOTATE_TYPE "Default")
(ANNOTATE_PAGE_ORDER "0")
(ANNOTATE_PROPERTY_COMBINE "{Value}{Source Package}{POWER_GROUP}")
(ANNOTATE_INCLUDENONPRIMITIVE "FALSE")
(ANNOTATE_PRESERVEDESIGNATOR "FALSE")
(ANNOTATE_PRESERVEUSEREDITS "FALSE")
(ANNOTATE_Scope "0")
(ANNOTATE_Mode "0")
(ANNOTATE_Reset_References_to_1 "FALSE")
(ANNOTATE_No_Page_Number_Change "FALSE")
(ANNOTATE_Refdes_Control_Required "FALSE")
(Update_Instace_for_External_Design "FALSE")
(width_pages "100")
(width_start "80")
(width_End "80"))
(Folder "Layout")
(Folder "Outputs"
(File ".\main.net"
(Type "Report")))
(Folder "Referenced Projects"
(File ".\multipage.opj"
(Type "Orcad Project")))
(Folder "PSpice Resources"
(Folder "Simulation Profiles")
(Folder "Model Libraries"
(Sort User))
(Folder "Stimulus Files"
(Sort User))
(Folder "Include Files"
(Sort User)))
(Folder "Logs")
(PartMRUSelector
(DIODE2
(FullPartName "DIODE2.Normal")
(LibraryName
"P:\PCB DESIGN SUPPORT\PCB SOFTWARE\ORCAD\LIBRARIES\NEWGRANGE_23.OLB")
(DeviceIndex "0"))
(VCC_BAR
(LibraryName "C:\CADENCE\SPB_22.1\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
(DeviceIndex "0"))
(CAPACITOR
(FullPartName "CAPACITOR.Normal")
(LibraryName
"P:\PCB DESIGN SUPPORT\PCB SOFTWARE\ORCAD\LIBRARIES\NEWGRANGE_23.OLB")
(DeviceIndex "0"))
(RESISTOR
(FullPartName "RESISTOR.Normal")
(LibraryName
"P:\PCB DESIGN SUPPORT\PCB SOFTWARE\ORCAD\LIBRARIES\NEWGRANGE_23.OLB")
(DeviceIndex "0"))
(GND_SIGNAL
(LibraryName "C:\CADENCE\SPB_22.1\TOOLS\CAPTURE\LIBRARY\CAPSYM.OLB")
(DeviceIndex "0"))
(JFET_TRANS-P
(FullPartName "JFET_TRANS-P.Normal")
(LibraryName
"P:\PCB DESIGN SUPPORT\PCB SOFTWARE\ORCAD\LIBRARIES\NEWGRANGE_23.OLB")
(DeviceIndex "0")))
(GlobalState
(FileView
(Path "Design Resources")
(Path "Design Resources" ".\main.dsn")
(Path "Design Resources" ".\main.dsn" "main")
(Path "Design Resources" "Library")
(Path "Outputs")
(Path "Referenced Projects")
(Path "PSpice Resources")
(Select "Design Resources" ".\main.dsn"))
(HierarchyView)
(Doc
(Type "COrCapturePMDoc")
(Frame
(Placement "44 0 1 -1 -1 -1 -1 0 200 0 655"))
(Tab 0))
(Doc
(Type "COrSchematicDoc")
(Frame
(Placement "44 0 1 -1 -1 -1 -1 5 1356 24 673")
(Scroll "0 0")
(Zoom "100")
(Occurrence "/"))
(Path
"J:\ALLSPICE\ND JOBS\ND10790 ORCAD HIERARCHICAL BLOCKS TEST\4-PROJECT FILES\SIMPLE_TESTS\MAIN.DSN")
(Schematic "main")
(Page "PAGE1")))
(MPSSessionName "swilkerson")
(ISPCBBASICLICENSE "true"))