2025-02-10 15:19:29 +00:00

14 lines
167 B
Verilog

// generated by newgenasym Fri Jun 21 11:27:11 2024
module ss16fp (a, c);
inout a;
inout c;
initial
begin
end
endmodule