This website requires JavaScript.
Explore
Help
Register
Sign In
agashlin
/
uob-hep-pc072
Watch
1
Fork
0
You've already forked uob-hep-pc072
forked from
AllSpiceMirrors/uob-hep-pc072
Files
Design Reviews
1
Activity
uob-hep-pc072
/
hardware
/
Cadence
/
top
/
temp
/
xxnedtmp5
History
Magnus Loutit
6fda5b3b76
Modified schematic to rename output busses of DC/DC converter modules. They were both VO<1..0>, which meant they were connected together. Renamed to VO_3V3<1..0> and VO_2V5<1..0> to keep them separate.
2023-03-16 13:17:03 +00:00
..
undo1
Modified schematic to rename output busses of DC/DC converter modules. They were both VO<1..0>, which meant they were connected together. Renamed to VO_3V3<1..0> and VO_2V5<1..0> to keep them separate.
2023-03-16 13:17:03 +00:00