Bringing open source hardware to an industry standard form-factor - https://beagley-ai.org
Go to file
Jason Kridner f24657db95 we are using version control. use tags. 2024-05-10 10:50:12 -04:00
3D Add BeagleY-AI 3D file 2024-05-09 20:59:58 +05:30
design other helpful pdfs 2024-02-22 00:35:26 -05:00
images Update back annotated image 2024-05-10 00:05:29 +05:30
test-report test-procedure: Provide basic infra along with openOCD jtag connection 2024-04-17 17:51:39 -05:00
BeagleY-AI_SCH.pdf we are using version control. use tags. 2024-05-10 10:50:12 -04:00
LICENSE Add LICENSE 2024-03-14 14:26:47 -04:00
README.md Update images and readme 2024-05-09 23:57:30 +05:30

README.md

BeagleY®-AI

BeagleY®-AI is a powerful 64-bit quad core single board computer with GPU, DSP, and vision/deep learning accelerator.

Front Back
drawing drawing

OSHW Certification: https://certification.oshwa.org/us002616.html

Features and purchase information at https://beagley-ai.org

Features

Feature Description
Processor TI AM67 with Quad core 64-bit Arm® Cortex®-A53, GPU, DSP, and vision/deep learning accelerators
RAM 4GB LPDDR4
Wi-Fi BeagleBoard BM3301, 802.11ax Wi-Fi
Bluetooth Bluetooth Low Energy 5.4 (BLE)
USB Ports 4 x USB 3.0 TypeA ports supporting simultaneous 5Gbps operation, 1 x USB 2.0 TypeC supports USB 2.0 device
Ethernet Gigabit Ethernet, with PoE+ support (requires separate PoE+ HAT)
Camera/Display 1 x 4-lane MIPI camera/display transceivers, 1 x 4-lane MIPI camera
Display Output 1 x HDMI display, 1 x OLDI display
Real-time Clock (RTC) Supports an external button battery for power failure time retention. it is only populated on EVT samples.
Debug UART 1 x 3-pin debug UART
Power 5V/5A DC power via USB-C, with Power Delivery support
Power Button On/Off included
PCIe Interface PCI-Express® Gen3 x 1 interface for fast peripherals (requires separate M.2 HAT or other adapter)
Expansion Connector 40-pin header
Fan connector 1 x 4-pin fan connector, supports PWM speed control and speed measurement
Storage microSD card slot, with support for high-speed SDR104 mode
Tag Connect 1 x JTAG, 1 x Tag Connect for PMIC NVM Programming

Components location

Front

Back

Block diagram