14 lines
172 B
Verilog
14 lines
172 B
Verilog
// generated by newgenasym Fri Jun 26 11:16:55 2015
|
|
|
|
|
|
module tp (a);
|
|
parameter size = 1;
|
|
inout [size-1:0] a;
|
|
|
|
|
|
initial
|
|
begin
|
|
end
|
|
|
|
endmodule
|