mirror of
https://github.com/EEVengers/ThunderScope.git
synced 2025-04-03 05:16:33 +00:00
Rev 2 Release to Fab
This commit is contained in:
parent
426aba5c09
commit
61e15713fb
Hardware/FPGA_Module_Rev2
FPGA_Banks_DDR3.SchDocFPGA_Module.PcbDoc
Project Outputs for FPGA_Module
Fab Release
FPGA_Module_Panel.G1FPGA_Module_Panel.G2FPGA_Module_Panel.G3FPGA_Module_Panel.G4FPGA_Module_Panel.GBLFPGA_Module_Panel.GTLFPGA_Module_Panel.XLNFPGA_Module_Panel_10112022.zipFPGA_Module_Panel_Board Outline.gbrFPGA_Module_Panel_Drill_Drawing.gbrFPGA_Module_Panel_Drillguide.gbrFPGA_Module_Panel_Fab_Notes.gbrFPGA_Module_Panel_Legend_Bot.gbrFPGA_Module_Panel_Legend_Top.gbrFPGA_Module_Panel_Paste_Bot.gbrFPGA_Module_Panel_Paste_Top.gbrFPGA_Module_Panel_Soldermask_Bot.gbrFPGA_Module_Panel_Soldermask_Top.gbr
Gerber
LOADING design file
LOADING design file
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -0,0 +1,70 @@
|
||||
|
||||
|
||||
---- Transcoding 'C:\Users\Aleksa\Documents\Altium\FPGA_Module\Project Outputs for FPGA_Module\Gerber\FPGA_Module_Panel.GBL' ---- Tue Nov 15 20:06:04 2022
|
||||
|
||||
D10 --> D284
|
||||
D11 --> D285
|
||||
D12 --> D286
|
||||
D17 --> D287
|
||||
D25 --> D288
|
||||
D26 --> D289
|
||||
D27 --> D290
|
||||
D28 --> D291
|
||||
D30 --> D292
|
||||
D31 --> D293
|
||||
D32 --> D294
|
||||
D33 --> D295
|
||||
D35 --> D296
|
||||
D37 --> D297
|
||||
D42 --> D298
|
||||
D45 --> D299
|
||||
D46 --> D300
|
||||
D47 --> D301
|
||||
D48 --> D302
|
||||
D49 --> D303
|
||||
-----------------------------------------------------------------
|
||||
|
||||
|
||||
---- Transcoding 'C:\Users\Aleksa\Documents\Altium\FPGA_Module\Project Outputs for FPGA_Module\Gerber\FPGA_Module_Panel.GTL' ---- Tue Nov 15 20:06:04 2022
|
||||
|
||||
D10 --> D304
|
||||
D11 --> D305
|
||||
D12 --> D306
|
||||
D13 --> D307
|
||||
D14 --> D308
|
||||
D15 --> D309
|
||||
D16 --> D310
|
||||
D17 --> D311
|
||||
D18 --> D312
|
||||
D19 --> D313
|
||||
D20 --> D314
|
||||
D21 --> D315
|
||||
D22 --> D316
|
||||
D23 --> D317
|
||||
D24 --> D318
|
||||
D25 --> D319
|
||||
D26 --> D320
|
||||
D27 --> D321
|
||||
D28 --> D322
|
||||
D29 --> D323
|
||||
D30 --> D324
|
||||
D31 --> D325
|
||||
D32 --> D326
|
||||
D33 --> D327
|
||||
D34 --> D328
|
||||
D35 --> D329
|
||||
D36 --> D330
|
||||
D37 --> D331
|
||||
D38 --> D332
|
||||
D39 --> D333
|
||||
D40 --> D334
|
||||
D41 --> D335
|
||||
D42 --> D336
|
||||
D43 --> D337
|
||||
D44 --> D338
|
||||
D45 --> D339
|
||||
D46 --> D340
|
||||
D47 --> D341
|
||||
D48 --> D342
|
||||
D49 --> D343
|
||||
-----------------------------------------------------------------
|
Loading…
Reference in New Issue
Block a user