7
mirror of https://github.com/EEVengers/ThunderScope.git synced 2025-04-08 06:25:30 +00:00

Rev 5 WIP

Added probe comp variants
This commit is contained in:
Aleksa Bjelogrlic 2025-03-04 20:16:26 -05:00
parent be80acdca3
commit 992a437638
17 changed files with 5398 additions and 2740 deletions

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

@ -1,7 +1,7 @@
{
"board": {
"active_layer": 19,
"active_layer_preset": "",
"active_layer": 2,
"active_layer_preset": "Back Layers",
"auto_track_width": true,
"hidden_netclasses": [],
"hidden_nets": [],
@ -29,42 +29,26 @@
"zones": true
},
"visible_items": [
0,
1,
2,
3,
4,
5,
8,
11,
12,
13,
15,
16,
17,
18,
19,
21,
22,
23,
24,
25,
26,
27,
28,
29,
30,
32,
34,
35,
36,
39,
40,
41,
42,
43
"vias",
"footprint_text",
"footprint_anchors",
"ratsnest",
"grid",
"footprints_front",
"footprints_back",
"footprint_values",
"footprint_references",
"tracks",
"drc_errors",
"drawing_sheet",
"bitmaps",
"pads",
"drc_warnings",
"locked_item_shadows",
"conflict_shadows",
"shapes"
],
"visible_layers": "ffffffff_ffffffff",
"visible_layers": "00000000_00000000_00000002_2200888c",
"zone_display_mode": 0
},
"git": {
@ -75,7 +59,7 @@
},
"meta": {
"filename": "Thunderscope_Rev5.kicad_prl",
"version": 4
"version": 5
},
"net_inspector_panel": {
"col_hidden": [
@ -138,6 +122,7 @@
"sort_ascending": true,
"sorting_column": 0
},
"open_jobsets": [],
"project": {
"files": []
},

View File

@ -91,9 +91,11 @@
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"mirrored_text_on_front_layer": "warning",
"missing_courtyard": "ignore",
"missing_footprint": "warning",
"net_conflict": "warning",
"nonmirrored_text_on_back_layer": "warning",
"npth_inside_courtyard": "ignore",
"padstack": "warning",
"pth_inside_courtyard": "ignore",
@ -487,7 +489,7 @@
},
"meta": {
"filename": "Thunderscope_Rev5.kicad_pro",
"version": 2
"version": 3
},
"net_settings": {
"classes": [
@ -533,7 +535,7 @@
},
"schematic": {
"annotate_start_num": 0,
"bom_export_filename": "${PROJECTNAME}.csv",
"bom_export_filename": "TS-PCIE.csv",
"bom_fmt_presets": [],
"bom_fmt_settings": {
"field_delimiter": ",",
@ -715,6 +717,12 @@
"label": "Description",
"name": "Description",
"show": false
},
{
"group_by": false,
"label": "SUPPLIER PART NUMBER",
"name": "SUPPLIER PART NUMBER",
"show": false
}
],
"filter_string": "",
@ -722,7 +730,7 @@
"include_excluded_from_bom": false,
"name": "",
"sort_asc": true,
"sort_field": "${EXCLUDE_FROM_BOARD}"
"sort_field": "Reference"
},
"connection_grid_size": 50.0,
"drawing": {
@ -805,14 +813,6 @@
"0f922f52-a6e9-41f0-8991-df4889546a95",
"FPGA"
],
[
"038472ca-999a-4bdd-b362-e2f5a3e05e32",
"FPGA Power Inputs"
],
[
"578d4253-e95a-4587-beab-a07f275c1e48",
"FPGA Voltage Regs"
],
[
"3dc749f1-bb54-4961-a356-74c6bb9263ea",
"FPGA IO Banks"
@ -821,6 +821,14 @@
"9e3a6ae2-4fbe-4717-950b-8a09c623e35a",
"FPGA Config and Transceivers"
],
[
"038472ca-999a-4bdd-b362-e2f5a3e05e32",
"FPGA Power Inputs"
],
[
"578d4253-e95a-4587-beab-a07f275c1e48",
"FPGA Voltage Regs"
],
[
"95dd7985-f010-4388-84bb-3ad8f1a365a2",
"TS-PCIe Components"

View File

LOADING design file

View File

LOADING design file

Note: AllSpice cannot diff pdf files. Rendering head (latest) version below.