7
mirror of https://github.com/EEVengers/ThunderScope.git synced 2025-04-22 17:43:44 +00:00

Organized Parts Library for Assembly

This commit is contained in:
Aleksa 2023-01-04 23:23:11 -05:00
parent 96e911d949
commit d82ca6be40
10 changed files with 1683 additions and 12 deletions

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

View File

LOADING design file

File diff suppressed because it is too large Load Diff

View File

12341234ABCDABCDTitleSizeA4NumberRevisionDate=CurrentDateFileFPGA_PWR.SchDocSheetofDrawn By:MGTAVCCB4MGTAVCCC5MGTAVCCE5MGTAVCCF5MGTAVTTA2MGTAVTTC1MGTAVTTE1MGTAVTTF3MGTAVTTG2U1FIC FPGA XC7A50T-2CSG325CVCCO_0E10VCCO_0R10VCCO_14L16VCCO_14P17VCCO_14R14VCCO_14T11VCCO_14U8VCCO_14U18VCCO_14V15VCCO_15A16VCCO_15B13VCCO_15C10VCCO_15D17VCCO_15E14VCCO_15G18VCCO_15H15VCCO_34L6VCCO_34M3VCCO_34P7VCCO_34R4VCCO_34T1VCCO_34V5U1GIC FPGA XC7A50T-2CSG325CVCCAUXG12VCCAUXH13VCCAUXK13VCCAUXM13VCCAUXP13VCCINTF7VCCINTF9VCCINTG8VCCINTH7VCCINTH9VCCINTJ8VCCINTJ12VCCINTK7VCCINTK11VCCINTL8VCCINTL12VCCINTM7VCCINTM11VCCINTN8VCCINTN10VCCINTN12VCCINTP9VCCINTP11VCCBRAMF11VCCBRAMG10VCCBRAMH11VCCADC_0J10VCCBATT_0E11U1HIC FPGA XC7A50T-2CSG325C1V351V351V81V01V01V8FB1120@100MHZ1V2_MGT1V0_MGT+3V3GNDA1GNDA5GNDA7GNDA8GNDA11GNDA18GNDB3GNDB7GNDB8GNDB18GNDC2GNDC6GNDC7GNDC15GNDD3GNDD4GNDD7GNDD12GNDE2GNDE6GNDE7GNDE9GNDF4GNDF6GNDF10GNDF16GNDG1GNDG5GNDG6GNDG7GNDG9GNDG11GNDG13GNDH3GNDH4GNDH5GNDH6GNDH8GNDH10GNDH12GNDJ1GNDJ2GNDJ3GNDJ7GNDJ11GNDJ13GNDJ17GNDK4GNDK8GNDK12GNDK14GNDL1GNDL7GNDL11GNDL13GNDM8GNDM12GNDM18GNDN5GNDN7GNDN9GNDN11GNDN13GNDN15GNDP2GNDP8GNDP12GNDR9GNDT6GNDT16GNDU3GNDU13GNDV1GNDV10GNDV18GNDADC_0J9U1IIC FPGA XC7A50T-2CSG325CGNDGNDAGNDFB3120@100MHZ1V0C64470nFAGNDC68100nFGNDC69100nFGNDC67100nFGNDC66100nFGNDC704.7uFGNDC654.7uFGNDC5047uFC57100uFGNDGNDC52470nFGNDC53470nFGNDC54470nFGNDC554.7uFGNDC564.7uFGNDC51470nFGNDC5847uFGNDC61470nFGNDC62470nFGNDC63470nFGNDC594.7uFGNDC604.7uFGNDC4947uFGNDC2947uFGNDC33470nFGNDC34470nFGNDC35470nFGNDC32470nFGNDC314.7uFGNDC304.7uFGNDC4247uFGNDC46470nFGNDC47470nFGNDC48470nFGNDC45470nFGNDC444.7uFGNDC434.7uFGNDC38470nFGNDC37470nFGNDC36470nFGNDC39470nFGNDC404.7uFGNDC414.7uFGND MGTAVCCB4MGTAVCCC5MGTAVCCE5MGTAVCCF5MGTAVTTA2MGTAVTTC1MGTAVTTE1MGTAVTTF3MGTAVTTG2U1FIC FPGA XC7A50T-2CSG325CVCCO_0E10VCCO_0R10VCCO_14L16VCCO_14P17VCCO_14R14VCCO_14T11VCCO_14U8VCCO_14U18VCCO_14V15VCCO_15A16VCCO_15B13VCCO_15C10VCCO_15D17VCCO_15E14VCCO_15G18VCCO_15H15VCCO_34L6VCCO_34M3VCCO_34P7VCCO_34R4VCCO_34T1VCCO_34V5U1GIC FPGA XC7A50T-2CSG325CVCCAUXG12VCCAUXH13VCCAUXK13VCCAUXM13VCCAUXP13VCCINTF7VCCINTF9VCCINTG8VCCINTH7VCCINTH9VCCINTJ8VCCINTJ12VCCINTK7VCCINTK11VCCINTL8VCCINTL12VCCINTM7VCCINTM11VCCINTN8VCCINTN10VCCINTN12VCCINTP9VCCINTP11VCCBRAMF11VCCBRAMG10VCCBRAMH11VCCADC_0J10VCCBATT_0E11U1HIC FPGA XC7A50T-2CSG325CFB1120@100MHZGNDA1GNDA5GNDA7GNDA8GNDA11GNDA18GNDB3GNDB7GNDB8GNDB18GNDC2GNDC6GNDC7GNDC15GNDD3GNDD4GNDD7GNDD12GNDE2GNDE6GNDE7GNDE9GNDF4GNDF6GNDF10GNDF16GNDG1GNDG5GNDG6GNDG7GNDG9GNDG11GNDG13GNDH3GNDH4GNDH5GNDH6GNDH8GNDH10GNDH12GNDJ1GNDJ2GNDJ3GNDJ7GNDJ11GNDJ13GNDJ17GNDK4GNDK8GNDK12GNDK14GNDL1GNDL7GNDL11GNDL13GNDM8GNDM12GNDM18GNDN5GNDN7GNDN9GNDN11GNDN13GNDN15GNDP2GNDP8GNDP12GNDR9GNDT6GNDT16GNDU3GNDU13GNDV1GNDV10GNDV18GNDADC_0J9U1IIC FPGA XC7A50T-2CSG325CFB3120@100MHZC64470nFC68100nFC69100nFC67100nFC66100nFC704.7uFC654.7uFC5047uFC57100uFC52470nFC53470nFC54470nFC554.7uFC564.7uFC51470nFC5847uFC61470nFC62470nFC63470nFC594.7uFC604.7uFC4947uFC2947uFC33470nFC34470nFC35470nFC32470nFC314.7uFC304.7uFC4247uFC46470nFC47470nFC48470nFC45470nFC444.7uFC434.7uFC38470nFC37470nFC36470nFC39470nFC404.7uFC414.7uF
Ctrl + Scroll to zoom

View File

LOADING design file