0
mirror of https://gitlab.com/hyperglitch/jellyfish.git synced 2025-04-01 17:26:57 +00:00
jellyfish-powersupply/hw/connectors.kicad_sch

10542 lines
166 KiB
Plaintext

1 2 3 4 5 6 1 2 3 4 5 6 D C B A D C B A Date: 2024-04-10 Size: A4 Id: / File: blob_f486be3fa3a5e5699373a023aa75790a6958c3af_1322310710.kicad_sch Sheet: / KiCad E.D.A. eeschema 8.0 SPDX-FileCopyrightText: 2024 Igor Brkic <igor@hyperglitch.com> SPDX-License-Identifier: CERN-OHL-S-2.0 Title: JellyfishOPP Rev: 1 HYPERGLITCH Ltd R226 100k L13 5uH R265 4.32R 10 2 8 1 5 9 7 6 4 3 J21 (M) D403 ESDA25P35 D47 6.2V C285 100nF 10 2 8 1 5 9 7 6 4 3 J29 (M) R229 1k 1 J18 D46 R232 1k R228 1k 5 4 2 6 1 3 J15 R235 0R 8 2 9 7 5 1 10 4 3 6 J22 (F) R231 1k 1 J16 C286 100nF 5 4 2 6 1 3 J26 D403 ESDA25P35 R234 4.32R 1 J17 R227 100k C287 100nF R230 1k VCCA 1 GND 10 ~{OE} 11 B7 12 B6 13 B5 14 B4 15 B3 16 B2 17 B1 18 B0 19 A0 2 VCCB 20 A1 3 A2 4 A3 5 A4 6 A5 7 A6 8 A7 9 U54 FXMA108 R266 4.32R R233 100R/3W 8 2 9 7 5 1 10 4 3 6 J28 (F) +3.3V +5.5V UI_GND PANEL_GND CONN_OUT GPIO2 GPIO1 PANEL_GPIO2 EXT_GPIO1 PANEL_GPIO1 EXT_GPIO3 GPIO1 GPIO0 PANEL_VAUX EXT_GPIO0 EXT_GPIO2 EXT_GPIO4 GPIO3 AIN_EXT GPIO4 PANEL_AIN PANEL_GPIO4 PANEL_GPIO3 GPIO4 PANEL_OUT PANEL_EXT VSENSE+ GPIO0 PANEL_VSENSE- PANEL_GPIO0 GPIO2 PANEL_VSENSE+ AIN_EXT GPIO3 VSENSE- OUT Ain EXT_IN {EXT_GPIO[0..4]} VAUX FXMA108 has integrated ESD protection. With additional resistor it should probably be enough (for first revision) Replace output TVS with TVS2200 to reduce leakage. Remove snubber or make it with much lower capacitor value. Put few components unconnected on the board as spares. There should be some inductive load protection, find a low leakage high current diode. uClamp3300 might be good for analog input protection This should prevent oscillation in case of larger capacitive loads Temporary solution, additional protections are needed on analog input (opamp buffer, ESD protection) 930099101 bind post (tinycurrent) Protection from inductive load. Zener should be added (instead of 0R resistor) if the output can become negative. Binding posts (on front panel) IO+AUX header TODO: ESD protection on all connector pins External voltage sensing will be added in the next revision after the basic functionality is confirmed Small snubber to tame the possible overshots (check if needed)
Ctrl + Scroll to zoom