mirror of
https://gitlab.com/kicad/libraries/kicad-footprints.git
synced 2025-04-24 00:33:25 +00:00
Add (reanimate) Amphenol 54602-x08 (#623)
@thomasonw mentioned at #379 that some generic footprint was for a specific component. Indeed, it appears RJ45_8 was rather similar to the mentioned part (which could use a wildcard for plating type), but the footprint was a bit old and had some non-orthogonal lines. This commit fixes it up and adds it back.
This commit is contained in:
parent
21426e7ca4
commit
505c78ea8c
@ -0,0 +1,44 @@
|
||||
(module RJ45_Amphenol_54602-x08_Horizontal (layer F.Cu) (tedit 5B103613)
|
||||
(descr "8 Pol Shallow Latch Connector, Modjack, RJ45 (https://cdn.amphenol-icc.com/media/wysiwyg/files/drawing/c-bmj-0102.pdf)")
|
||||
(tags RJ45)
|
||||
(fp_text reference REF** (at 4.445 -5) (layer F.SilkS)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text value RJ45_Amphenol_54602-x08_Horizontal (at 4.445 4) (layer F.Fab)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_text user %R (at 4.445 2) (layer F.Fab)
|
||||
(effects (font (size 1 1) (thickness 0.15)))
|
||||
)
|
||||
(fp_line (start -4 0.5) (end -3.5 0) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -4 -0.5) (end -4 0.5) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -3.5 0) (end -4 -0.5) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -3.205 13.97) (end -3.205 -2.77) (layer F.Fab) (width 0.12))
|
||||
(fp_line (start 12.095 13.97) (end -3.205 13.97) (layer F.Fab) (width 0.12))
|
||||
(fp_line (start 12.095 -3.77) (end 12.095 13.97) (layer F.Fab) (width 0.12))
|
||||
(fp_line (start -2.205 -3.77) (end 12.095 -3.77) (layer F.Fab) (width 0.12))
|
||||
(fp_line (start -3.205 -2.77) (end -2.205 -3.77) (layer F.Fab) (width 0.12))
|
||||
(fp_line (start -3.315 14.08) (end 12.205 14.08) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start 12.205 -3.88) (end 12.205 14.08) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start 12.205 -3.88) (end -3.315 -3.88) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -3.315 -3.88) (end -3.315 14.08) (layer F.SilkS) (width 0.12))
|
||||
(fp_line (start -3.71 -4.27) (end 12.6 -4.27) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start -3.71 -4.27) (end -3.71 14.47) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start 12.6 14.47) (end 12.6 -4.27) (layer F.CrtYd) (width 0.05))
|
||||
(fp_line (start 12.6 14.47) (end -3.71 14.47) (layer F.CrtYd) (width 0.05))
|
||||
(pad "" np_thru_hole circle (at 10.16 6.35) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask))
|
||||
(pad "" np_thru_hole circle (at -1.27 6.35) (size 3.2 3.2) (drill 3.2) (layers *.Cu *.Mask))
|
||||
(pad 1 thru_hole rect (at 0 0) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 2 thru_hole circle (at 1.27 -2.54) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 3 thru_hole circle (at 2.54 0) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 4 thru_hole circle (at 3.81 -2.54) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 5 thru_hole circle (at 5.08 0) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 6 thru_hole circle (at 6.35 -2.54) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 7 thru_hole circle (at 7.62 0) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(pad 8 thru_hole circle (at 8.89 -2.54) (size 1.5 1.5) (drill 0.76) (layers *.Cu *.Mask))
|
||||
(model ${KISYS3DMOD}/Connector_RJ.3dshapes/RJ45_Amphenol_54602-x08_Horizontal.wrl
|
||||
(offset (xyz 0 0 0))
|
||||
(scale (xyz 1 1 1))
|
||||
(rotate (xyz 0 0 0))
|
||||
)
|
||||
)
|
Loading…
Reference in New Issue
Block a user