AllSpiceMirrors/kicad-footprints
7
Fork 0
mirror of https://gitlab.com/kicad/libraries/kicad-footprints.git synced 2025-04-09 00:30:06 +00:00
Files Issues Releases Activity

Connector PCB Edge: Add 3D path of mini pcie cards to avoid travis warning

Browse Source
This commit is contained in:
myfreescalewebpage 2019-03-16 16:06:07 +01:00 committed by Joel - MyFreescaleWebPage
parent 5c632aaa5c
commit 9b53b73f86
2 changed files with 10 additions and 0 deletions

5
Connector_PCBEdge.pretty/BUS_PCI_Express_Mini_Full_Card.kicad_mod
View File

@ -107,4 +107,9 @@
(pad "" connect rect (at 12.1 -22.3) (size 5.8 5.8) (layers B.Cu B.Mask Dwgs.User))
(pad "" connect rect (at -12.1 -7.6) (size 5.8 5.8) (layers Dwgs.User))
(pad "" connect rect (at 12.1 -7.6) (size 5.8 5.8) (layers Dwgs.User))
(model ${KISYS3DMOD}/Connector_PCBEdge.3dshapes/BUS_PCI_Express_Mini_Full_Card.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)

5
Connector_PCBEdge.pretty/BUS_PCI_Express_Mini_Half_Card.kicad_mod
View File

@ -103,4 +103,9 @@
(pad "" np_thru_hole circle (at 12.1 -8.65) (size 2.6 2.6) (drill 2.6) (layers *.Cu))
(pad "" connect rect (at -12.1 -8.65) (size 5.8 5.8) (layers B.Cu B.Mask Dwgs.User))
(pad "" connect rect (at 12.1 -8.65) (size 5.8 5.8) (layers B.Cu B.Mask Dwgs.User))
(model ${KISYS3DMOD}/Connector_PCBEdge.3dshapes/BUS_PCI_Express_Mini_Half_Card.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 0))
)
)