AllSpiceMirrors/kicad-footprints
7
Fork 0
mirror of https://gitlab.com/kicad/libraries/kicad-footprints.git synced 2025-04-24 00:33:25 +00:00
Files Issues Releases Activity

Fix Vishay-MBLS pin order ()

Browse Source 
* Fix Vishay-MBLS pin order

* Move reference to 0,0
This commit is contained in:
cpresser 2020-05-12 21:41:30 +02:00 committed by GitHub
parent 33e10bd59b
commit feee24ef45
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 9 additions and 9 deletions

18
Diode_SMD.pretty/Diode_Bridge_Vishay_MBLS.kicad_mod
View File

@ -1,4 +1,4 @@
(module Diode_Bridge_Vishay_MBLS (layer F.Cu) (tedit 5A4F6A32)
(module Diode_Bridge_Vishay_MBLS (layer F.Cu) (tedit 5DBC9BFB)
(descr "SMD diode bridge MBLS, see http://www.vishay.com/docs/89959/mbl104s.pdf http://www.vishay.com/docs/88854/padlayouts.pdf")
(tags DFS)
(attr smd)
@ -10,7 +10,7 @@
)
(fp_line (start 2.5 -2.5) (end 2.5 -2.7) (layer F.SilkS) (width 0.12))
(fp_line (start 2.5 -2.7) (end -3.5 -2.7) (layer F.SilkS) (width 0.12))
(fp_text user %R (at 0 -0.065) (layer F.Fab)
(fp_text user %R (at 0 0) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 2.5 2.5) (end 2.5 2.7) (layer F.SilkS) (width 0.12))
@ -18,19 +18,19 @@
(fp_line (start -2.5 2.7) (end -2.5 2.5) (layer F.SilkS) (width 0.12))
(fp_line (start 2.5 -1.5) (end 2.5 1.5) (layer F.SilkS) (width 0.12))
(fp_line (start -2.5 1.5) (end -2.5 -1.5) (layer F.SilkS) (width 0.12))
(fp_line (start -2.4 2.6) (end 2.4 2.6) (layer F.Fab) (width 0.12))
(fp_line (start 2.4 2.6) (end 2.4 -2.6) (layer F.Fab) (width 0.12))
(fp_line (start 2.4 -2.6) (end -1.8 -2.6) (layer F.Fab) (width 0.12))
(fp_line (start -1.8 -2.6) (end -2.4 -2) (layer F.Fab) (width 0.12))
(fp_line (start -2.4 -2) (end -2.4 2.6) (layer F.Fab) (width 0.12))
(fp_line (start -2.4 2.6) (end 2.4 2.6) (layer F.Fab) (width 0.1))
(fp_line (start 2.4 2.6) (end 2.4 -2.6) (layer F.Fab) (width 0.1))
(fp_line (start 2.4 -2.6) (end -1.8 -2.6) (layer F.Fab) (width 0.1))
(fp_line (start -1.8 -2.6) (end -2.4 -2) (layer F.Fab) (width 0.1))
(fp_line (start -2.4 -2) (end -2.4 2.6) (layer F.Fab) (width 0.1))
(fp_line (start -3.72 -2.85) (end 3.73 -2.85) (layer F.CrtYd) (width 0.05))
(fp_line (start -3.72 -2.85) (end -3.72 2.85) (layer F.CrtYd) (width 0.05))
(fp_line (start 3.73 2.85) (end 3.73 -2.85) (layer F.CrtYd) (width 0.05))
(fp_line (start 3.73 2.85) (end -3.72 2.85) (layer F.CrtYd) (width 0.05))
(pad 1 smd rect (at -2.975 -2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at -2.975 2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at -2.975 2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(pad 3 smd rect (at 2.975 2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(pad 4 smd rect (at 2.975 -2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(pad 2 smd rect (at 2.975 -2) (size 1 0.7) (layers F.Cu F.Paste F.Mask))
(model ${KISYS3DMOD}/Diode_SMD.3dshapes/Diode_Bridge_Vishay_MBLS.wrl
(at (xyz 0 0 0))
(scale (xyz 1 1 1))