0
mirror of https://github.com/oresat/oresat-adcs-hardware.git synced 2025-04-25 22:36:18 +00:00

Add shorter caps under reaction wheel, update thermal jumpers, add addl. debug test points to control board, silk pass

This commit is contained in:
Solomon Greenberg 2023-06-09 12:25:12 -04:00
parent e10f510845
commit e7b85ebde7
9 changed files with 261410 additions and 218429 deletions

2712
rev-7/3dmodels/CKG57N.step Normal file

File diff suppressed because it is too large Load Diff

4437
rev-7/3dmodels/arm.stp Normal file

File diff suppressed because it is too large Load Diff

View File

LOADING design file

View File

1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 E D C B A E D C B A Date: Size: A3 Id: / File: blob_69c35d11eaa79dec4a5ff12a2d7305c9c5540d23_3938100353.kicad_sch Sheet: / KiCad E.D.A. eeschema 7.0.0 Title: Rev: R2 5.1k/0.1% C2 47u 1 10 2 3 4 5 6 7 8 9 J7 PROBE R15 R16 Mounting 1 10 11 12 13 14 15 16 17 18 19 2 20 3 4 5 6 7 8 9 MP J3 10132797-021100LF C13 22u C30 22u TP4 C16 22u R11 C21 22u FB 1 GND 2 VIN 3 SW 4 EN 5 U2 TLV62569DRL C1 47u 1 2 3 Q1 TPN4R712MD,L1Q R6 10k 1 10 11 12 13 14 15 16 17 18 19 2 20 21 22 23 24 25 26 27 28 29 3 30 4 5 6 7 8 9 J1 MEZZ 0555600307 C31 22u C11 18p R3 3.3k/0.1% R12 1 2 3 4 Y1 LFXTAL071255REEL R5 100k/1% FB1 MPZ1608B471ATA00 C25 1u R9 442k/1% R13 TP3 Mounting 1 10 11 12 13 14 15 16 17 18 19 2 20 3 4 5 6 7 8 9 MP J2 10132797-021100LF C10 10u C35 10n TP1 C37 1u R10 100k/1% PADs VBUSP 1 NRST 10 VTARGET 11 CARD-RX 12 CARD-TX 13 SWDIO 14 SWCLK 15 SWO 16 DEBUG-0 17 DEBUG-1 18 DEBUG-2 19 VBUSP 2 DEBUG-3 20 GND 3 DEVICE-D+ 4 DEVICE-D- 5 GND 6 HOST-D+ 7 HOST-D- 8 GND 9 PAD PAD1 PAD PAD2 J6 J-TE-Debug-2-1734592-0 VOUT 1 VIN 10 GND 11 VOUT_SENSE 3 BYP 4 EN 5 REF_SENSE 6 REF 7 VREG 8 U1 ADP7156ACPZ C14 4.7u R18 TP2 R7 10k C9 18p TP5 H1 Board_Def C23 100n NT3 C18 DNP C33 22u L1 2.2u DFE252012P-2R2M=P2 C38 100n C26 1u C27 100n C15 22u R17 Mounting 1 10 11 12 13 14 15 16 17 18 19 2 20 3 4 5 6 7 8 9 MP J4 10132797-021100LF R8 2.2 C36 100n C20 1u C8 10u C24 10n TXD 1 GND 2 VCC 3 RXD 4 SHDN 5 CANL 6 CANH 7 S 8 U5 TCAN330 R14 R4 100k/1% C32 100n VBAT 1 PC2 10 PC3 11 PA0 12 PA1 13 PA2 14 VSS 15 VDD 16 PA3 17 PA4 18 PA5 19 PC13 2 PA6 20 PA7 21 PC4 22 PC5 23 PB0 24 PB1 25 PB2 26 VSSA 27 VREF+ 28 VDDA 29 PC14 3 PB10 30 VSS 31 VDD 32 PB11 33 PB12 34 PB13 35 PB14 36 PB15 37 PC6 38 PC7 39 PC15 4 PC8 40 PC9 41 PA8 42 PA9 43 PA10 44 PA11 45 PA12 46 VSS 47 VDD 48 PA13 49 PF0 5 PA14 50 PA15 51 PC10 52 PC11 53 PC12 54 PD2 55 PB3 56 PB4 57 PB5 58 PB6 59 PF1 6 PB7 60 PB8 61 PB9 62 VSS 63 VDD 64 PG10 7 PC0 8 PC1 9 U3 STM32G474RET3 C3 100n C29 100n C4 10u C17 22u C22 100n C28 1u C6 10u C5 10p C7 10u R1 100k/1% C19 100n NT2 C12 22u TP6 GND PGND GND +5V GND +3V3A GND +3V3A GND GND GND +5V GND PGND +5V GND GND GND GND +3V3 +3V3A GND PGND GND GND +3V3 +3V3A GND GND GND GND GND VBUS PGND GND +3V3 VBUS GND GND +3V3 GND GND GND VBUS GND +5V GND GND +3V3A +3V3 +3V3A +5V GND GND GND GND +5V GND GND +5V GND GND GND +3V3 GND +3V3 GND GND VBUS DEBUG_SWCLK CAN_RX SPI_nCS SCOPE2 ENC_B DEBUG_RX DEBUG_SWCLK PHA_ISNS DEBUG_SWDIO DEBUG3 DEBUG0 PHC_L PHC_ISNS DEBUG_TX SW_3V3 PHC_ISNS SPI_MOSI DEBUG0 DEBUG_TX ENC_A DEBUG_SWO DEBUG2 CAN_P DEBUG_TX +3V3_SW DEBUG_SWDIO PHA_H DEBUG2 PHA_ISNS PHA_H REF PHB_H PHB_L SPI_MOSI PHC_ISNS UART_TX UART_TX DEBUG1 DEBUG_SWCLK SCOPE0 SPI_MISO ENC_B PHC_H THERM_A SPI_nCS PHB_ISNS PHB_H CAN_RX GNDS PHC_L VBUS_VSNS SPI_SCK BOOT0 PHC_H UART_TX NRST BYP THERM_B PHB_ISNS DEBUG_SWO DEBUG_SWDIO SPI_MISO CHASSIS BOOT0 UART_RX DEBUG_SWO DEBUG3 NRST CAN_N SCOPE2 CAN_P NRST PHA_L 5V_FILT SCOPE1 SPI_SCK CAN_N CAN_TX VBUS_VSNS SCOPE0 SCOPE1 SW_3V3 ENC_A PHB_L THERM_A PHA_L THERM_B UART_RX BOOT0 BOOT0 UART_RX PHB_ISNS UART_TX DEBUG_RX UART_RX DEBUG1 FB DEBUG_RX VREG PHA_ISNS CAN_TX Notes: - Weird sense line pins is b/c using ADC fast channels - HRTIM B/E/F has best pinout - SCOPE0-3 and DEBUG0-3 are DAC and GPIO respectively - GND and GNDA are the same, but returns are managed on different layers 8u/ea derated Debug Fake trace connector Encoder power switch Mezz plug to ADCS card Use TLV62569A if possible - CCM for lower ripple super precision, super expensive OreSat FFC Debug Connector Star at B2B connector Test points for high speed SWO TPS74633: +/-1%, 53uVrms, 40dB ADP7102: +1/-2%, 15uVrms, 40dB LP5900SD-3.3: +/-2%, 6.5uVrms, 30dB ADP7156: +/-1.5%, 1.6uVrms, 60dB <- GOOD ADP7105: +1/-2%, 15uVrms, 40dB ADP7104: +1/-2%, 15uVrms, 40dB ADP7118: +/-1.8%, 11uVrms, 50dB <- GOOD LT1965: +/-1.8%, 40uVrms, 35dB ADM7155: +1.5/-2%, 1.6uVrms, 57dB <- GOOD LT3040: Ext ref, 1.2uVrms, 70dB <- GOOD ADP7156: Fixed, 1902 digi $7.74, 3x3mm DFN, +/-0.6 - +/-1.5%, 4mA Iq, -60dB ADP7118: ADM7155: Adj, 43 digi @ 6.48, 3x3mm DFN, +/-0.5 - +/-2%, 4mA Iq, ~-70dB LT3040: Ext ref, 117 digi @ $6.41, 3x3mm DFN, 8u/ea derated 3V3 Digital SMPS Mezz plugs to inverter board 3V3 Analog LDO Phase/SPI verify ok no term needed STM32 pinout verified ok Power Thermal Jumpers wheeeeeee It's easier to power cycle the encoder than it is to clear errors between program resets Analog

View File

LOADING design file

View File

File diff suppressed because it is too large Load Diff

View File

@ -0,0 +1,31 @@
(footprint "CKG57N" (version 20221018) (generator pcbnew)
(layer "F.Cu")
(attr smd)
(fp_text reference "REF**" (at 0 -3.937 unlocked) (layer "F.SilkS")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp 3cc89ad7-f964-4826-8a7f-77f76367562a)
)
(fp_text value "CKG57N" (at 0 -5.715 unlocked) (layer "F.Fab")
(effects (font (size 1 1) (thickness 0.15)))
(tstamp e8ace8c3-9b1f-4df5-9502-923c0ee54dee)
)
(fp_line (start -1.478369 -2.794) (end 1.566369 -2.794)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 15b11794-9e69-4f29-bcb8-dfd6fd8699e8))
(fp_line (start -1.478369 2.794) (end 1.566369 2.794)
(stroke (width 0.12) (type solid)) (layer "F.SilkS") (tstamp 1d33cb33-cbdb-4856-b56f-29a2a0b0b3c9))
(fp_line (start -4.191 -3.048) (end 4.191 -3.048)
(stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 3b200148-48cd-4dc1-b6e3-a03e6e75dcee))
(fp_line (start -4.191 3.048) (end -4.191 -3.048)
(stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 621c5ff1-6646-4687-9ccd-d72f3b3c8682))
(fp_line (start 4.191 -3.048) (end 4.191 3.048)
(stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp 6159c6ec-7b71-40df-9e2a-c7690e4e21c6))
(fp_line (start 4.191 3.048) (end -4.191 3.048)
(stroke (width 0.05) (type solid)) (layer "F.CrtYd") (tstamp d0c3dceb-28dd-4b36-87e7-253ed609a53b))
(pad "1" smd roundrect (at -2.9 0) (size 2 5) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.154) (tstamp abe2091c-6559-483f-8c1c-de0fe88ff98e))
(pad "2" smd roundrect (at 2.9 0) (size 2 5) (layers "F.Cu" "F.Paste" "F.Mask") (roundrect_rratio 0.154) (tstamp 1ff7d526-7789-4e69-8347-5df0bcb90567))
(model "${KIPRJMOD}/../3dmodels/CKG57N.step"
(offset (xyz 0 0 2.5))
(scale (xyz 1 1 1))
(rotate (xyz -90 0 0))
)
)

View File

LOADING design file