mirror of
https://github.com/parallella/parallella-hw.git
synced 2025-04-22 19:33:42 +00:00
Reorg
-put summary first, eye candy last
This commit is contained in:
parent
3d0dcb3f9a
commit
a061c8e665
@ -1,7 +1,17 @@
|
||||
Parallella
|
||||
=================================
|
||||

|
||||

|
||||
|
||||
## Summary
|
||||
|
||||
* Credit card sized SBC
|
||||
* Adapteva 16-core Epiphany RISC
|
||||
* Xilinx Zynq (FPGA+ARM)
|
||||
* 1GB SDRAM
|
||||
* Gigabit Ethernet, HDMI, USB 2.0, uSD card
|
||||
* 48 GPIO pins
|
||||
* 96 elink pins
|
||||
* <5W peak power
|
||||
* 3.275" x 2.150"
|
||||
|
||||
## Design Files
|
||||
|
||||
@ -12,9 +22,6 @@ Parallella
|
||||
* [Layout Source](parallella_layout.brd)
|
||||
* [Schematic Source](parallella_schematic.dsn)
|
||||
|
||||
## Dimensions
|
||||
* 3.275" x 2.150"
|
||||
|
||||
## CAD Tool
|
||||
|
||||
Cadence Allegro
|
||||
@ -33,7 +40,10 @@ In production. 20,000 units built
|
||||
* [Boston Design Solutions](http://www.bostondesignsolutions.com) (layout)
|
||||
|
||||
|
||||
|
||||
## Images
|
||||
|
||||

|
||||

|
||||
|
||||
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user